mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-08 03:40:35 +09:00
MIPS: ralink: Remove unused rt*_wdt_reset functions
am: b7e968da04
Change-Id: I2758abfd66aff5cbb8b83efd7273b2a73a7fd192
This commit is contained in:
@@ -40,16 +40,6 @@ static struct rt2880_pmx_group rt2880_pinmux_data_act[] = {
|
||||
{ 0 }
|
||||
};
|
||||
|
||||
static void rt288x_wdt_reset(void)
|
||||
{
|
||||
u32 t;
|
||||
|
||||
/* enable WDT reset output on pin SRAM_CS_N */
|
||||
t = rt_sysc_r32(SYSC_REG_CLKCFG);
|
||||
t |= CLKCFG_SRAM_CS_N_WDT;
|
||||
rt_sysc_w32(t, SYSC_REG_CLKCFG);
|
||||
}
|
||||
|
||||
void __init ralink_clk_init(void)
|
||||
{
|
||||
unsigned long cpu_rate, wmac_rate = 40000000;
|
||||
|
||||
@@ -89,17 +89,6 @@ static struct rt2880_pmx_group rt5350_pinmux_data[] = {
|
||||
{ 0 }
|
||||
};
|
||||
|
||||
static void rt305x_wdt_reset(void)
|
||||
{
|
||||
u32 t;
|
||||
|
||||
/* enable WDT reset output on pin SRAM_CS_N */
|
||||
t = rt_sysc_r32(SYSC_REG_SYSTEM_CONFIG);
|
||||
t |= RT305X_SYSCFG_SRAM_CS0_MODE_WDT <<
|
||||
RT305X_SYSCFG_SRAM_CS0_MODE_SHIFT;
|
||||
rt_sysc_w32(t, SYSC_REG_SYSTEM_CONFIG);
|
||||
}
|
||||
|
||||
static unsigned long rt5350_get_mem_size(void)
|
||||
{
|
||||
void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE);
|
||||
|
||||
@@ -63,16 +63,6 @@ static struct rt2880_pmx_group rt3883_pinmux_data[] = {
|
||||
{ 0 }
|
||||
};
|
||||
|
||||
static void rt3883_wdt_reset(void)
|
||||
{
|
||||
u32 t;
|
||||
|
||||
/* enable WDT reset output on GPIO 2 */
|
||||
t = rt_sysc_r32(RT3883_SYSC_REG_SYSCFG1);
|
||||
t |= RT3883_SYSCFG1_GPIO2_AS_WDT_OUT;
|
||||
rt_sysc_w32(t, RT3883_SYSC_REG_SYSCFG1);
|
||||
}
|
||||
|
||||
void __init ralink_clk_init(void)
|
||||
{
|
||||
unsigned long cpu_rate, sys_rate;
|
||||
|
||||
Reference in New Issue
Block a user