shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

ASoC: rockchip: multi_dais: Add fifo count for SAI

Browse Source 
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: I5b0e478b9eebbc2a5d1a30594549ba3cff3af435
This commit is contained in:
Sugar Zhang
2023-10-12 16:36:52 +08:00
committed by Tao Huang
parent 1831ca1cdc
commit fa9161ee5f
1 changed files with 16 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
sound/soc/rockchip/rockchip_multi_dais_pcm.c
View File

@@ -20,6 +20,8 @@
#define I2S_TXFIFOLR 0xc
#define I2S_RXFIFOLR 0x2c
#define SAI_TXFIFOLR 0x1c
#define SAI_RXFIFOLR 0x20
/* XFL4 is compatible for old version */
#define I2S_FIFOLR_XFL4(v) (((v) & GENMASK(29, 24)) >> 24)
@@ -28,6 +30,12 @@
#define I2S_FIFOLR_XFL1(v) (((v) & GENMASK(11, 6)) >> 6)
#define I2S_FIFOLR_XFL0(v) (((v) & GENMASK(5, 0)) >> 0)
/* XFIFOLR: Transfer / Receive FIFO Level Register */
#define SAI_FIFOLR_XFL3(v) (((v) & GENMASK(23, 18)) >> 18)
#define SAI_FIFOLR_XFL2(v) (((v) & GENMASK(17, 12)) >> 12)
#define SAI_FIFOLR_XFL1(v) (((v) & GENMASK(11, 6)) >> 6)
#define SAI_FIFOLR_XFL0(v) (((v) & GENMASK(5, 0)) >> 0)
#define MAX_FIFO_SIZE 32 /* max fifo size in frames */
#define SND_DMAENGINE_MPCM_DRV_NAME "snd_dmaengine_mpcm"
@@ -864,7 +872,7 @@ static int dmaengine_mpcm_get_fifo_count(struct device *dev,
struct rk_mdais_dev *mdais = dev_get_drvdata(dev);
struct dmaengine_mpcm_runtime_data *prtd = substream_to_prtd(substream);
struct snd_soc_component *component;
unsigned int tx, rx;
unsigned int tx, rx, reg;
int val = 0;
if (unlikely(!prtd))
@@ -891,6 +899,13 @@ static int dmaengine_mpcm_get_fifo_count(struct device *dev,
I2S_FIFOLR_XFL2(rx) +
I2S_FIFOLR_XFL1(rx) +
I2S_FIFOLR_XFL0(rx);
} else if (strstr(dev_driver_string(component->dev), "sai")) {
reg = substream->stream ? SAI_RXFIFOLR : SAI_TXFIFOLR;
val = SAI_FIFOLR_XFL3(reg) +
SAI_FIFOLR_XFL2(reg) +
SAI_FIFOLR_XFL1(reg) +
SAI_FIFOLR_XFL0(reg);
}
return val;