shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-05 10:31:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

drm/rockchip: vop2: Change gt2/gt4 scale rate for rk3576 cluster win

Browse Source 
When using the ZME algorithm for scaling, the scaling config needs to
be adjusted to ensure performance:

If plane height >= half of display height:
- Use gt4 when down-scaling ratio > 8×
- Use gt2 when down-scaling ratio > 4×

Otherwise:
- Use gt4 when down-scaling ratio > 6×
- Use gt2 when down-scaling ratio > 3×

Change-Id: I50ce653134dc697d64134ce7aa8f98a2d0e8262b
Signed-off-by: Chaoyi Chen <chaoyi.chen@rock-chips.com>
This commit is contained in:
Chaoyi Chen
2025-05-07 15:13:45 +08:00
committed by Tao Huang
parent 0aa0a5e9dc
commit fd6109c5f8
1 changed files with 32 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files

49
drivers/gpu/drm/rockchip/rockchip_drm_vop2.c
View File

@@ -3095,6 +3095,7 @@ static void vop2_setup_scale(struct vop2 *vop2, struct vop2_win *win,
struct vop2_video_port *vp = to_vop2_video_port(crtc);
uint32_t pixel_format = fb->format->format;
const struct drm_format_info *info = drm_format_info(pixel_format);
struct drm_display_mode *mode = &crtc->state->adjusted_mode;
uint8_t hsub = info->hsub;
uint8_t vsub = info->vsub;
uint16_t cbcr_src_w = src_w / hsub;
@@ -3144,12 +3145,22 @@ static void vop2_setup_scale(struct vop2 *vop2, struct vop2_win *win,
}
} else {
if (win_data->vsd_filter_mode == VOP2_SCALE_DOWN_ZME) {
if (src_h >= (8 * dst_h)) {
ygt4 = 1;
src_h >>= 2;
} else if (src_h >= (4 * dst_h)) {
ygt2 = 1;
src_h >>= 1;
if (dst_h < mode->hdisplay >> 1) {
if (src_h >= (6 * dst_h)) {
ygt4 = 1;
src_h >>= 2;
} else if (src_h >= (3 * dst_h)) {
ygt2 = 1;
src_h >>= 1;
}
} else {
if (src_h >= (8 * dst_h)) {
ygt4 = 1;
src_h >>= 2;
} else if (src_h >= (4 * dst_h)) {
ygt2 = 1;
src_h >>= 1;
}
}
} else {
if (src_h >= (4 * dst_h)) {
@@ -3254,18 +3265,22 @@ static void vop2_setup_scale(struct vop2 *vop2, struct vop2_win *win,
ygt4 = 1;
else if ((cbcr_src_h >= 100 * dst_h / 65) && (cbcr_src_h < 100 * dst_h / 35))
ygt2 = 1;
} else if (win_data->vsd_filter_mode == VOP2_SCALE_DOWN_ZME &&
dst_h < mode->hdisplay >> 1) {
if (cbcr_src_h >= (6 * dst_h))
ygt4 = 1;
else if (cbcr_src_h >= (3 * dst_h))
ygt2 = 1;
} else if (win_data->vsd_filter_mode == VOP2_SCALE_DOWN_ZME) {
if (cbcr_src_h >= (8 * dst_h))
ygt4 = 1;
else if (cbcr_src_h >= (4 * dst_h))
ygt2 = 1;
} else {
if (win_data->vsd_filter_mode == VOP2_SCALE_DOWN_ZME) {
if (cbcr_src_h >= (8 * dst_h))
ygt4 = 1;
else if (cbcr_src_h >= (4 * dst_h))
ygt2 = 1;
} else {
if (cbcr_src_h >= (4 * dst_h))
ygt4 = 1;
else if (cbcr_src_h >= (2 * dst_h))
ygt2 = 1;
}
if (cbcr_src_h >= (4 * dst_h))
ygt4 = 1;
else if (cbcr_src_h >= (2 * dst_h))
ygt2 = 1;
}
if (ygt4)