Files
linux/drivers
Yu-ting Shen cab5dec425 drm/amd/display: limit display clock to 100MHz to avoid FIFO error
[Why]
when changing display clock, SMU need to use power up DFS and use
DENTIST to ramp DFS DID to switch target frequency before switching back
to bypass.

[How]
fixed the minimum display clock to 100MHz, it's W/A the same with PCO.

Signed-off-by: Yu-ting Shen <Yu-ting.Shen@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-02-25 11:10:08 -05:00
..
2019-10-24 08:45:31 +03:00
2020-01-20 11:42:57 +10:00
2019-10-31 11:24:52 +01:00
2019-11-03 19:54:53 +01:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-13 18:50:18 -08:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2020-01-20 11:42:57 +10:00
2019-11-14 13:06:33 +08:00
2020-01-20 11:42:57 +10:00