shinys000114/kernel_common_drivers
1
0
Fork 0
mirror of https://github.com/hardkernel/kernel_common_drivers.git synced 2026-06-25 12:03:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

hdmitx: enable hdcp gate [1/1]

Browse Source 
PD#SWPL-152392

Problem:
hdcp auth

Solution:
enable hdcp gate

Verify:
s7

Test:
DRM-TX-37

Change-Id: Ica12428bcbc96bd2308a62c592c16e72ba693337
Signed-off-by: xiang.wu1 <xiang.wu1@amlogic.com>
This commit is contained in:
xiang.wu1
2024-01-12 17:35:47 +08:00
committed by pengzhao.liu
parent f238ea0672
commit 916779b17c
2 changed files with 16 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files
drivers/media/vout/hdmitx21/hw/hdmi_tx_hw.c
+2
View File
@@ -430,6 +430,8 @@ static void hdmi_hwp_init(struct hdmitx_dev *hdev, u8 reset)
hd21_set_reg_bits(CLKCTRL_HTX_CLK_CTRL1, 1, 24, 1);
}
if (hdev->tx_hw.chip_data->chip_type == MESON_CPU_ID_S7)
hdmitx21_set_reg_bits(HDMITX_TOP_CLK_GATE, 3, 16, 2);//enable hdcp gate
HDMITX_INFO("%s%d\n", __func__, __LINE__);
if (!reset && hdmitx21_uboot_already_display()) {
HDMITX_INFO("uboot already displayed\n");
drivers/media/vout/hdmitx21/hw/interrupts.c
+14 -14
View File
@@ -251,22 +251,22 @@ static void intr_status_save_and_clear(void)
{
int i;
struct intr_t *pint = (struct intr_t *)&hdmi_all_intrs;
struct hdmitx_dev *hdev = get_hdmitx21_device();
// struct hdmitx_dev *hdev = get_hdmitx21_device();
for (i = 0; i < sizeof(union intr_u) / sizeof(struct intr_t); i++) {
if (hdev->tx_hw.chip_data->chip_type == MESON_CPU_ID_S7) {
if (hdev->tx_comm.hdcp_mode != 1) {
if (pint->intr_st_reg == TPI_INTR_ST0_IVCTX)
continue;
}
if (hdev->tx_comm.hdcp_mode != 2) {
if (pint->intr_st_reg == CP2TX_INTR0_IVCTX ||
pint->intr_st_reg == CP2TX_INTR1_IVCTX ||
pint->intr_st_reg == CP2TX_INTR2_IVCTX ||
pint->intr_st_reg == CP2TX_INTR3_IVCTX)
continue;
}
}
// if (hdev->tx_hw.chip_data->chip_type == MESON_CPU_ID_S7) {
// if (hdev->tx_comm.hdcp_mode != 1) {
// if (pint->intr_st_reg == TPI_INTR_ST0_IVCTX)
// continue;
// }
// if (hdev->tx_comm.hdcp_mode != 2) {
// if (pint->intr_st_reg == CP2TX_INTR0_IVCTX ||
// pint->intr_st_reg == CP2TX_INTR1_IVCTX ||
// pint->intr_st_reg == CP2TX_INTR2_IVCTX ||
// pint->intr_st_reg == CP2TX_INTR3_IVCTX)
// continue;
// }
// }
pint->st_data = hdmitx21_rd_reg(pint->intr_st_reg);
/* if (pint->intr_st_reg == TPI_INTR_ST0_IVCTX) */
/*HDMITX_INFO("TPI_INTR_ST0_IVCTX :0x%x\n", pint->st_data); */