yujun.zhang beb86f028a drm: fix reset of mif reg VIU_OSD2_CTRL_STAT [1/1]
PD#SWPL-168643

Problem:
osd_cfg_sync_en bit of mif reg VIU_OSD2_CTRL_STAT gets
reset to be 1 after resuming.

Solution:
set osd_cfg_sync_en bit to be 0 in each commit if 1.

Verify:
s7

Test:
DRM-OSD-70

Change-Id: I7d3885eab088a597c25b41e0ce4b4377482315ba
Signed-off-by: yujun.zhang <yujun.zhang@amlogic.com>
2024-07-18 13:38:06 +08:00
2024-07-18 10:30:07 +08:00
2024-07-18 10:30:07 +08:00
2024-07-13 19:16:36 +08:00
2024-07-14 17:57:46 +08:00
S
Description
No description provided
118 MiB
Languages
C 98.9%
Perl 0.4%
Makefile 0.4%
Shell 0.2%