Chuan Liu e76dceefdd clk: s6: Update the axi_clk register bits definition [1/1]
PD#SWPL-183185

Problem:
VLSI updated the axi_clk register bits definition in the document.

Solution:
Fixed

Verify:
s6_bl201

Change-Id: Ibb3e5f9c5a8d7cfce58932568f26ae3dc80e4c3c
Signed-off-by: Chuan Liu <chuan.liu@amlogic.com>
2024-08-29 02:43:38 -07:00
S
Description
No description provided
118 MiB
Languages
C 98.9%
Perl 0.4%
Makefile 0.4%
Shell 0.2%