shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: clk-ddr: fix section mismatch problem

Browse Source 
In rockchip_clk_register_ddrclk,

    ifdef CONFIG_ARM
	if (!psci_smp_available())
		return NULL;
    endif

Add "__init" for rockchip_clk_register_ddrclk() to match with
psci_smp_available().

Change-Id: Ib6849e359921c3a937bf8dc4f6547aed353f1071
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
This commit is contained in:
Jianqun Xu
2017-12-29 09:56:49 +08:00
committed by Tao Huang
parent a1d240b41b
commit 015580a008
1 changed files with 7 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
drivers/clk/rockchip/clk-ddr.c
View File

@@ -306,12 +306,13 @@ static const struct clk_ops rockchip_ddrclk_sip_ops_v2 = {
.get_parent = rockchip_ddrclk_get_parent,
};
struct clk *rockchip_clk_register_ddrclk(const char *name, int flags,
const char *const *parent_names,
u8 num_parents, int mux_offset,
int mux_shift, int mux_width,
int div_shift, int div_width,
int ddr_flag, void __iomem *reg_base)
struct clk * __init
rockchip_clk_register_ddrclk(const char *name, int flags,
const char *const *parent_names,
u8 num_parents, int mux_offset,
int mux_shift, int mux_width,
int div_shift, int div_width,
int ddr_flag, void __iomem *reg_base)
{
struct rockchip_ddrclk *ddrclk;
struct clk_init_data init;