shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 03:15:31 +09:00
Code Issues Packages Projects Releases Wiki Activity

phy: rockchip: csi dphy support TTL mode

Browse Source 
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: Ie2806026da6a126a4fd72b26cf26cdf85399fe90
This commit is contained in:
Zefa Chen
2022-06-23 17:26:00 +08:00
committed by Tao Huang
parent 23cad042e9
commit 0a274564e9
3 changed files with 34 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/phy/rockchip/phy-rockchip-csi2-dphy-common.h
View File

@@ -116,6 +116,8 @@ struct csi2_dphy_hw {
int (*stream_on)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
int (*stream_off)(struct csi2_dphy *dphy, struct v4l2_subdev *sd);
int (*ttl_mode_enable)(struct csi2_dphy_hw *hw);
void (*ttl_mode_disable)(struct csi2_dphy_hw *hw);
};
#endif

31
drivers/phy/rockchip/phy-rockchip-csi2-dphy-hw.c
View File

@@ -784,6 +784,29 @@ static int csi2_dphy_hw_stream_off(struct csi2_dphy *dphy,
return 0;
}
static int csi2_dphy_hw_ttl_mode_enable(struct csi2_dphy_hw *hw)
{
int ret = 0;
ret = clk_bulk_prepare_enable(hw->num_clks, hw->clks_bulk);
if (ret) {
dev_err(hw->dev, "failed to enable clks\n");
return ret;
}
write_csi2_dphy_reg(hw, CSI2PHY_REG_CTRL_LANE_ENABLE, 0x7d);
write_csi2_dphy_reg(hw, CSI2PHY_DUAL_CLK_EN, 0x5f);
write_csi2_dphy_reg(hw, CSI2PHY_PATH0_MODEL, 0x1);
write_csi2_dphy_reg(hw, CSI2PHY_PATH1_MODEL, 0x1);
return ret;
}
static void csi2_dphy_hw_ttl_mode_disable(struct csi2_dphy_hw *hw)
{
write_csi2_dphy_reg(hw, CSI2PHY_REG_CTRL_LANE_ENABLE, 0x01);
clk_bulk_disable_unprepare(hw->num_clks, hw->clks_bulk);
}
static void rk3568_csi2_dphy_hw_individual_init(struct csi2_dphy_hw *hw)
{
hw->grf_regs = rk3568_grf_dphy_regs;
@@ -917,6 +940,14 @@ static int rockchip_csi2_dphy_hw_probe(struct platform_device *pdev)
dphy_hw->stream_on = drv_data->stream_on;
dphy_hw->stream_off = drv_data->stream_off;
if (drv_data->chip_id == CHIP_ID_RV1106) {
dphy_hw->ttl_mode_enable = csi2_dphy_hw_ttl_mode_enable;
dphy_hw->ttl_mode_disable = csi2_dphy_hw_ttl_mode_disable;
} else {
dphy_hw->ttl_mode_enable = NULL;
dphy_hw->ttl_mode_disable = NULL;
}
atomic_set(&dphy_hw->stream_cnt, 0);
mutex_init(&dphy_hw->mutex);

2
drivers/phy/rockchip/phy-rockchip-csi2-dphy.c
View File

@@ -178,7 +178,7 @@ static int csi2_dphy_update_sensor_mbus(struct v4l2_subdev *sd)
RKMODULE_GET_CSI_DPHY_PARAM,
&dphy->dphy_param);
if (ret) {
dev_err(dphy->dev, "%s fail to get dphy param, used default value\n",
dev_dbg(dphy->dev, "%s fail to get dphy param, used default value\n",
__func__);
ret = 0;
}