shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

PCI: rockchip: dw: Add mask for the irq handler DMA interrupt status

Browse Source 
When the DMA interrupt masked, the conresbonding DMA interrupt stastus
should be ignored in the interrupt handler.

Change-Id: I76a2b8bef08e024f76792c765150c3e5a0ff804e
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
This commit is contained in:
Jon Lin
2023-01-06 10:00:42 +08:00
committed by Tao Huang
parent 2e8cb1629d
commit 17e8848752
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/pci/controller/dwc/pcie-dw-ep-rockchip.c
View File

@@ -600,7 +600,7 @@ static irqreturn_t rockchip_pcie_sys_irq_handler(int irq, void *arg)
u32 chn;
union int_status status;
union int_clear clears;
u32 reg, val;
u32 reg, val, mask;
/* ELBI helper, only check the valid bits, and discard the rest interrupts */
dlbi_reg = dw_pcie_readl_dbi(pci, PCIE_ELBI_LOCAL_BASE + PCIE_ELBI_APP_ELBI_INT_GEN0);
@@ -612,8 +612,8 @@ static irqreturn_t rockchip_pcie_sys_irq_handler(int irq, void *arg)
rockchip_pcie_elbi_clear(rockchip);
/* DMA helper */
status.asdword = dw_pcie_readl_dbi(pci, PCIE_DMA_OFFSET +
PCIE_DMA_WR_INT_STATUS);
mask = dw_pcie_readl_dbi(pci, PCIE_DMA_OFFSET + PCIE_DMA_WR_INT_MASK);
status.asdword = dw_pcie_readl_dbi(pci, PCIE_DMA_OFFSET + PCIE_DMA_WR_INT_STATUS) & (~mask);
for (chn = 0; chn < PCIE_DMA_CHANEL_MAX_NUM; chn++) {
if (status.donesta & BIT(chn)) {
clears.doneclr = 0x1 << chn;
@@ -631,8 +631,8 @@ static irqreturn_t rockchip_pcie_sys_irq_handler(int irq, void *arg)
}
}
status.asdword = dw_pcie_readl_dbi(pci, PCIE_DMA_OFFSET +
PCIE_DMA_RD_INT_STATUS);
mask = dw_pcie_readl_dbi(pci, PCIE_DMA_OFFSET + PCIE_DMA_RD_INT_MASK);
status.asdword = dw_pcie_readl_dbi(pci, PCIE_DMA_OFFSET + PCIE_DMA_RD_INT_STATUS) & (~mask);
for (chn = 0; chn < PCIE_DMA_CHANEL_MAX_NUM; chn++) {
if (status.donesta & BIT(chn)) {
clears.doneclr = 0x1 << chn;