shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

phy/rockchip: dp: Protect the boot logo

Browse Source 
Change-Id: Iee1366d77a0a4d046321b34efaa138d61317bc66
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
This commit is contained in:
Wyon Bi
2019-12-13 16:10:27 +08:00
committed by Tao Huang
parent 36156156ae
commit 19d3ef2a43
1 changed files with 11 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
drivers/phy/rockchip/phy-rockchip-dp.c
View File

@@ -10,6 +10,7 @@
*/
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/of.h>
@@ -38,7 +39,8 @@ static int rockchip_dp_phy_power_on(struct phy *phy)
struct rockchip_dp_phy *dp = phy_get_drvdata(phy);
const struct rockchip_dp_phy_data *data = dp->data;
clk_prepare_enable(dp->phy_24m);
if (!__clk_is_enabled(dp->phy_24m))
clk_prepare_enable(dp->phy_24m);
if (dp->rst) {
/* EDP 24m clock domain software reset */
@@ -61,7 +63,8 @@ static int rockchip_dp_phy_power_off(struct phy *phy)
regmap_write(dp->grf, data->grf_reg_offset,
BIT(data->iddq_shift) | BIT(16 + data->iddq_shift));
clk_disable_unprepare(dp->phy_24m);
if (__clk_is_enabled(dp->phy_24m))
clk_disable_unprepare(dp->phy_24m);
return 0;
}
@@ -107,6 +110,12 @@ static int rockchip_dp_phy_probe(struct platform_device *pdev)
return ret;
}
ret = clk_prepare_enable(dp->phy_24m);
if (ret) {
dev_err(dev, "failed to enable phy 24m clock: %d\n", ret);
return ret;
}
dp->rst = devm_reset_control_get_optional(dev, "edp_24m");
if (IS_ERR(dp->rst)) {
ret = PTR_ERR(dp->rst);