shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

MALI: bifrost: Add missing error code in kbase_devfreq_opp_helper()

Browse Source 
Fixes: eb26be047e ("MALI: bifrost: Set intermediate rate before change read margin")
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Id4df3e3b990762bc737d1b78f44e95fa00d12aff
This commit is contained in:
Finley Xiao
2022-06-06 11:44:20 +08:00
committed by Tao Huang
parent d5c52c11c1
commit 2598d85d44
1 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/gpu/arm/bifrost/backend/gpu/mali_kbase_devfreq.c
View File

@@ -182,7 +182,8 @@ int kbase_devfreq_opp_helper(struct dev_pm_set_opp_data *data)
}
rockchip_set_read_margin(dev, opp_info, target_rm, is_set_rm);
if (is_set_clk && clk_set_rate(clk, new_freq)) {
dev_err(dev, "failed to set clk rate: %d\n", ret);
ret = -EINVAL;
dev_err(dev, "failed to set clk rate\n");
goto restore_rm;
}
/* Scaling down? Scale voltage after frequency */
@@ -191,7 +192,8 @@ int kbase_devfreq_opp_helper(struct dev_pm_set_opp_data *data)
new_freq, false, is_set_clk);
rockchip_set_read_margin(dev, opp_info, target_rm, is_set_rm);
if (is_set_clk && clk_set_rate(clk, new_freq)) {
dev_err(dev, "failed to set clk rate: %d\n", ret);
ret = -EINVAL;
dev_err(dev, "failed to set clk rate\n");
goto restore_rm;
}
ret = regulator_set_voltage(vdd_reg, new_supply_vdd->u_volt,