shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

drm/rockchip: vop2: Fix hdmi_edp1_pixclk div width

Browse Source 
Max div of hdmi_edp1_pixclk is 2.

Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
Change-Id: Idb21a06a586f088f8a332435676a8bb031a384ca
This commit is contained in:
Andy Yan
2021-12-01 10:07:00 +08:00
committed by Tao Huang
parent 250a8af383
commit 27dc0c199b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/drm/rockchip/rockchip_vop2_clk.c
View File

@@ -121,7 +121,7 @@ static struct vop2_clk_branch rk3588_vop_clk_branches[] = {
MUX("hdmi_edp1_clk_src", mux_hdmi_edp_clk_src_p,
CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT),
DIV("hdmi_edp1_dclk", "hdmi_edp1_clk_src", 0, 2),
DIV("hdmi_edp1_pixclk", "hdmi_edp1_clk_src", CLK_SET_RATE_PARENT, 2),
DIV("hdmi_edp1_pixclk", "hdmi_edp1_clk_src", CLK_SET_RATE_PARENT, 1),
MUX("mipi0_clk_src", mux_mipi_clk_src_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT),
DIV("mipi0_pixclk", "mipi0_clk_src", CLK_SET_RATE_PARENT, 2),