mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-07 11:26:02 +09:00
emmc: save clock reg after cali failure [1/1]
PD#SWPL-30974 Problem: don't need to save the value of the Clock register after a calibration failure Solution: save clock register Verify: txl Change-Id: I79799967ee3417600df960492a94f868427effb2 Signed-off-by: long.yu <long.yu@amlogic.com>
This commit is contained in:
@@ -526,6 +526,15 @@ _cali_retry:
|
||||
} else {
|
||||
pr_err("%s: calibration failed, use default\n",
|
||||
mmc_hostname(host->mmc));
|
||||
#ifdef SD_EMMC_CLK_CTRL
|
||||
vclk = readl(host->base + SD_EMMC_CLOCK);
|
||||
clkc->div = clk_div_tmp;
|
||||
writel(vclk, host->base + SD_EMMC_CLOCK);
|
||||
#else
|
||||
clk_set_rate(host->cfg_div_clk, clk_tmp);
|
||||
vclk = readl(host->base + SD_EMMC_CLOCK);
|
||||
#endif
|
||||
pdata->clkc = vclk;
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
@@ -539,6 +548,15 @@ _cali_retry:
|
||||
} else {
|
||||
pr_err("%s: calibration failed, use default\n",
|
||||
mmc_hostname(host->mmc));
|
||||
#ifdef SD_EMMC_CLK_CTRL
|
||||
vclk = readl(host->base + SD_EMMC_CLOCK);
|
||||
clkc->div = clk_div_tmp;
|
||||
writel(vclk, host->base + SD_EMMC_CLOCK);
|
||||
#else
|
||||
clk_set_rate(host->cfg_div_clk, clk_tmp);
|
||||
vclk = readl(host->base + SD_EMMC_CLOCK);
|
||||
#endif
|
||||
pdata->clkc = vclk;
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user