mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-04 18:19:28 +09:00
ODROID-M2: dtb/dtbo: Add SPI1 support
- MOSI: GPIO3 C7 (35 - 40 pin header)
- MISO: GPIO3 C6 (13 - 14 pin header)
- SCLK: GPIO3 D0 (33 - 40 pin header)
- CS0 : GPIO3 C4 (11 - 14 pin header)
- add aliase spi3 -> spi1
spi1 -> spi3
- add spi device
Signed-off-by: YoungSoo Shin <shinys000114@gmail.com>
Change-Id: I79bbe089102ef9bd11891dd57eb9bfcde56c5d5e
This commit is contained in:
@@ -23,6 +23,7 @@ dtbo-y += \
|
||||
spdif_p29.dtbo \
|
||||
spdif_p32.dtbo \
|
||||
spi0.dtbo \
|
||||
spi1.dtbo \
|
||||
ttyfiq0_115200.dtbo \
|
||||
uart0.dtbo \
|
||||
uart1-with-ctsrts.dtbo \
|
||||
|
||||
22
arch/arm64/boot/dts/rockchip/overlays/odroidm2/spi1.dts
Normal file
22
arch/arm64/boot/dts/rockchip/overlays/odroidm2/spi1.dts
Normal file
@@ -0,0 +1,22 @@
|
||||
/dts-v1/;
|
||||
/plugin/;
|
||||
|
||||
/ {
|
||||
fragment@0 {
|
||||
target = <&spi3>;
|
||||
|
||||
__overlay__ {
|
||||
status = "okay";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
spidev: spidev@0 {
|
||||
status = "okay";
|
||||
compatible = "rockchip,spidev";
|
||||
reg = <0>;
|
||||
/* spi default max clock 100Mhz */
|
||||
spi-max-frequency = <100000000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
@@ -23,6 +23,8 @@
|
||||
serial7 = &uart2;
|
||||
serial8 = &uart0;
|
||||
serial9 = &uart3;
|
||||
spi1 = &spi3;
|
||||
spi3 = &spi1;
|
||||
i2c0 = &i2c5;
|
||||
i2c1 = &i2c6;
|
||||
i2c2 = &i2c1;
|
||||
@@ -1004,6 +1006,13 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&spi3 {
|
||||
pinctrl-0 = <&spi3m3_pins>;
|
||||
num-cs = <1>;
|
||||
cs-gpios = <&gpio3 RK_PC4 GPIO_ACTIVE_LOW>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
dma-names = "tx", "rx";
|
||||
status = "disabled";
|
||||
|
||||
Reference in New Issue
Block a user