mirror of
https://github.com/hardkernel/linux.git
synced 2026-06-08 03:40:35 +09:00
arm64: dts: rockchip: enable power domain for rk1808
fix up the pd_pcie clks. add power-domains = <&power RK1808_PD_PCIE> for usb host. enable power status. Change-Id: I040c3c24ab542add96f87ca7b2453b60703b2a4d Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
This commit is contained in:
@@ -447,7 +447,7 @@
|
||||
#power-domain-cells = <1>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
status = "disabled";
|
||||
status = "okay";
|
||||
|
||||
/* These power domains are grouped by VD_NPU */
|
||||
pd_npu@RK1808_VD_NPU {
|
||||
@@ -467,7 +467,13 @@
|
||||
<&cru ACLK_PCIE_MST>,
|
||||
<&cru ACLK_PCIE_SLV>,
|
||||
<&cru PCLK_PCIE>,
|
||||
<&cru SCLK_PCIE_AUX>;
|
||||
<&cru SCLK_PCIE_AUX>,
|
||||
<&cru SCLK_PCIE_AUX>,
|
||||
<&cru ACLK_USB3OTG>,
|
||||
<&cru HCLK_HOST>,
|
||||
<&cru HCLK_HOST_ARB>,
|
||||
<&cru SCLK_USB3_OTG0_REF>,
|
||||
<&cru SCLK_USB3_OTG0_SUSPEND>;
|
||||
pm_qos = <&qos_pcie>;
|
||||
};
|
||||
pd_vpu@RK1808_PD_VPU {
|
||||
@@ -1094,6 +1100,7 @@
|
||||
phys = <&u2phy_host>;
|
||||
phy-names = "usb";
|
||||
status = "disabled";
|
||||
power-domains = <&power RK1808_PD_PCIE>;
|
||||
};
|
||||
|
||||
usb_host0_ohci: usb@ffd90000 {
|
||||
@@ -1106,6 +1113,7 @@
|
||||
phys = <&u2phy_host>;
|
||||
phy-names = "usb";
|
||||
status = "disabled";
|
||||
power-domains = <&power RK1808_PD_PCIE>;
|
||||
};
|
||||
|
||||
gmac: ethernet@ffdd0000 {
|
||||
|
||||
Reference in New Issue
Block a user