shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 11:50:43 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: add core dtsi for RK3566 Soc

Browse Source 
RK3566 is a Soc from Rockchip, which embedded with quad
ARM Cortex-A55.

This patch add basic core dtsi file for RK3566.

Change-Id: Ide02369e6be3515fb7ec62bea4069f476374f897
Signed-off-by: Liang Chen <cl@rock-chips.com>
This commit is contained in:
Liang Chen
2020-12-04 14:33:50 +08:00
committed by Tao Huang
parent 8086806930
commit 5a2cf63774
1 changed files with 46 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

46
arch/arm64/boot/dts/rockchip/rk3566.dtsi Normal file
View File

@@ -0,0 +1,46 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2020 Rockchip Electronics Co., Ltd.
*/
#include "rk3568.dtsi"
/ {
aliases {
/delete-property/ ethernet0;
};
};
&cpu0_opp_table {
/delete-node/ opp-1992000000;
};
&power {
pd_pipe@RK3568_PD_PIPE {
reg = <RK3568_PD_PIPE>;
clocks = <&cru PCLK_PIPE>;
pm_qos = <&qos_pcie2x1>,
<&qos_sata0>,
<&qos_sata1>,
<&qos_usb3_0>,
<&qos_usb3_1>;
};
};
&usbdrd_dwc3 {
phys = <&u2phy0_otg>;
phy-names = "usb2-phy";
extcon = <&usb2phy0>;
maximum-speed = "high-speed";
};
/delete-node/ &gmac0_clkin;
/delete-node/ &gmac0;
/delete-node/ &pcie30_phy_grf;
/delete-node/ &pcie30phy;
/delete-node/ &pcie3x1;
/delete-node/ &pcie3x2;
/delete-node/ &qos_pcie3x1;
/delete-node/ &qos_pcie3x2;
/delete-node/ &qos_sata2;
/delete-node/ &sata2;