shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3588: add dsi dts nodes

Browse Source 
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
Change-Id: Ia8ccd04ccaf337480da6c27b67dcc0a38e33ec6d
This commit is contained in:
Guochun Huang
2021-10-25 08:37:59 +00:00
parent 8cc47fe067
commit 5bb9b625e7
1 changed files with 41 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

41
arch/arm64/boot/dts/rockchip/rk3588s.dtsi
View File

@@ -17,6 +17,8 @@
#size-cells = <2>;
aliases {
dsi0 = &dsi0;
dsi1 = &dsi1;
ethernet1 = &gmac1;
i2c0 = &i2c0;
i2c1 = &i2c1;
@@ -359,6 +361,11 @@
reg = <0x0 0xfd58c000 0x0 0x1000>;
};
vop_grf: syscon@fd5a4000 {
compatible = "rockchip,rk3588-vop-grf", "syscon";
reg = <0x0 0xfd5a4000 0x0 0x2000>;
};
vo0_grf: syscon@fd5a6000 {
compatible = "rockchip,rk3588-vo-grf", "syscon";
reg = <0x0 0xfd5a6000 0x0 0x2000>;
@@ -1129,6 +1136,40 @@
status = "disabled";
};
dsi0: dsi@fde20000 {
compatible = "rockchip,rk3588-mipi-dsi2";
reg = <0x0 0xfde20000 0x0 0x10000>;
interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru PCLK_DSIHOST0>, <&cru CLK_DSIHOST0>;
clock-names = "pclk", "sys_clk";
resets = <&cru SRST_P_DSIHOST0>;
reset-names = "apb";
power-domains = <&power RK3588_PD_VOP>;
phys = <&mipi_dcphy0>;
phy-names = "dcphy";
rockchip,grf = <&vop_grf>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
dsi1: dsi@fde30000 {
compatible = "rockchip,rk3588-mipi-dsi2";
reg = <0x0 0xfde30000 0x0 0x10000>;
interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru PCLK_DSIHOST1>, <&cru CLK_DSIHOST1>;
clock-names = "pclk", "sys_clk";
resets = <&cru SRST_P_DSIHOST1>;
reset-names = "apb";
power-domains = <&power RK3588_PD_VOP>;
phys = <&mipi_dcphy1>;
phy-names = "dcphy";
rockchip,grf = <&vop_grf>;
#address-cells = <1>;
#size-cells = <0>;
status = "disabled";
};
dp0: dp@fde50000 {
compatible = "rockchip,rk3588-dp";
reg = <0x0 0xfde50000 0x0 0x4000>;