shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: add rk3229 3nod full function board

Browse Source 
In the 3nod full function board, there are some pins is multiplexed
(such as: PWM0/2, SDMMC, IR and SPDIF). So we need create two DT files
rk3229-at-3nod.dts and rk3229-at-3nod-func.dts. In the rk3229-at-3nod,
these pins be iomux to gpio. In the rk3229-at-3nod-func, these pins be
iomux to function pins.

Change-Id: I369dabc4dceb25023ab97b74e12cfef058e522d1
Signed-off-by: Bin Yang <yangbin@rock-chips.com>
This commit is contained in:
Bin Yang
2018-02-24 11:35:34 +08:00
committed by Tao Huang
parent 18ede3402d
commit 6181b2bd44
4 changed files with 352 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
Documentation/devicetree/bindings/arm/rockchip.txt
View File

@@ -130,3 +130,11 @@ Rockchip platforms device tree bindings
- Rockchip PX30 evb ddr4 board:
Required root node properties:
- compatible = "rockchip,px30-evb-ddr4-v10", "rockchip,px30";
- Rockchip android things full function board:
Required root node properties:
- compatible = "rockchip,rk3229-at-3nod", "rockchip,rk3229";
- Rockchip android things full function board:
Required root node properties:
- compatible = "rockchip,rk3229-at-3nod-func", "rockchip,rk3229";

2
arch/arm/boot/dts/Makefile
View File

@@ -523,6 +523,8 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += \
rk3128-fireprime.dtb \
rk3188-radxarock.dtb \
rk3228-evb.dtb \
rk3229-at-3nod.dtb \
rk3229-at-3nod-func.dtb \
rk3229-at-gva.dtb \
rk3229-echo-v10.dtb \
rk3229-evb.dtb \

210
arch/arm/boot/dts/rk3229-at-3nod-func.dts Normal file
View File

@@ -0,0 +1,210 @@
/*
* Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd
*
* SPDX-License-Identifier: (GPL-2.0+ OR MIT).
*/
/dts-v1/;
#include "rk3229-at-som.dtsi"
#include <dt-bindings/input/input.h>
/ {
model = "RK3229 ANDROID THINGS Full Function Board";
compatible = "rockchip,rk3229-at-3nod-func", "rockchip,rk3229";
gpio_keys {
compatible = "gpio-keys";
#address-cells = <1>;
#size-cells = <0>;
autorepeat;
pinctrl-names = "default";
pinctrl-0 = <&pwr_key>;
power_key {
label = "GPIO Key Power";
gpios = <&gpio3 23 GPIO_ACTIVE_HIGH>;
linux,code = <116>;
debounce-interval = <100>;
wakeup-source;
};
};
sdio_pwrseq: sdio-pwrseq {
compatible = "mmc-pwrseq-simple";
clocks = <&rk805 1>;
clock-names = "ext_clock";
pinctrl-names = "default";
pinctrl-0 = <&wifi_enable_h>;
/*
* On the module itself this is one of these (depending
* on the actual card populated):
* - SDIO_RESET_L_WL_REG_ON
* - PDN (power down when low)
*/
reset-gpios = <&gpio3 15 GPIO_ACTIVE_LOW>; /* GPIO3_B7 */
};
vcc_sd: vcc-sd {
compatible = "regulator-fixed";
gpio = <&gpio1 14 GPIO_ACTIVE_LOW>;
pinctrl-names = "default";
pinctrl-0 = <&vcc_sd_h>;
regulator-name = "vcc_sd";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
};
wireless-bluetooth {
compatible = "bluetooth-platdata";
clocks = <&rk805 1>;
clock-names = "ext_clock";
uart_rts_gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
pinctrl-names = "default", "rts_gpio";
pinctrl-0 = <&uart11_rts>;
pinctrl-1 = <&uart11_rts_gpio>;
BT,reset_gpio = <&gpio2 29 GPIO_ACTIVE_HIGH>;
BT,wake_gpio = <&gpio3 27 GPIO_ACTIVE_HIGH>;
BT,wake_host_irq = <&gpio3 26 GPIO_ACTIVE_HIGH>;
status = "okay";
};
wireless-wlan {
compatible = "wlan-platdata";
rockchip,grf = <&grf>;
wifi_chip_type = "ap6255";
WIFI,host_wake_irq = <&gpio0 28 GPIO_ACTIVE_HIGH>;
status = "okay";
};
};
&emmc {
/*
* enable emmc ddr mode, choose the
* according parameter base on the emmc
* io voltage.
*/
mmc-ddr-1_8v;
status = "okay";
};
&gpu {
status = "okay";
};
&nandc {
status = "disabled";
};
&pinctrl {
pinctrl-names = "default";
pinctrl-0 = <&fixed_gpio>;
keys {
pwr_key: pwr-key {
rockchip,pins = <3 23 RK_FUNC_GPIO &pcfg_pull_down>;
};
};
sdio-pwrseq {
wifi_enable_h: wifi-enable-h {
rockchip,pins = <3 15 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
vcc-sd {
vcc_sd_h: vcc-sd-h {
rockchip,pins = <1 14 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
sdmmc {
sdmmc_cd: sdmmc-cd {
rockchip,pins =
<1 17 RK_FUNC_1 &pcfg_pull_none_drv_12ma>;
};
};
};
&pwm0 {
status = "okay";
};
&pwm2 {
status = "okay";
};
&pwm3 {
status = "okay";
interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>;
compatible = "rockchip,remotectl-pwm";
remote_pwm_id = <3>;
handle_cpu_id = <1>;
remote_support_psci = <1>;
ir_key1 {
rockchip,usercode = <0x4040>;
rockchip,key_table =
<0xf2 KEY_REPLY>,
<0xba KEY_BACK>,
<0xf4 KEY_UP>,
<0xf1 KEY_DOWN>,
<0xef KEY_LEFT>,
<0xee KEY_RIGHT>,
<0xbd KEY_HOME>,
<0xea KEY_VOLUMEUP>,
<0xe3 KEY_VOLUMEDOWN>,
<0xe2 KEY_SEARCH>,
<0xb2 KEY_POWER>,
<0xbc KEY_MUTE>,
<0xec KEY_MENU>,
<0xbf 0x190>,
<0xe0 0x191>,
<0xe1 0x192>,
<0xe9 183>,
<0xe6 248>,
<0xe8 185>,
<0xe7 186>,
<0xf0 388>,
<0xbe 0x175>;
};
};
&reboot_mode {
/delete-property/ mode-bootloader;
};
&sdio {
max-frequency = <150000000>;
mmc-pwrseq = <&sdio_pwrseq>;
num-slots = <1>;
sd-uhs-sdr104;
status = "okay";
};
&sdmmc {
bus-width = <4>;
cap-mmc-highspeed;
cap-sd-highspeed;
card-detect-delay = <200>;
disable-wp;
max-frequency = <50000000>;
num-slots = <1>;
supports-sd;
vmmc-supply = <&vcc_sd>;
pinctrl-names = "default";
pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_bus4 &sdmmc_cd>;
status = "okay";
};
&vop {
assigned-clocks = <&cru DCLK_VOP>;
assigned-clock-parents = <&cru HDMIPHY>;
status = "okay";
};
&vop_mmu {
status = "okay";
};

132
arch/arm/boot/dts/rk3229-at-3nod.dts Normal file
View File

@@ -0,0 +1,132 @@
/*
* Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd
*
* SPDX-License-Identifier: (GPL-2.0+ OR MIT).
*/
/dts-v1/;
#include "rk3229-at-som.dtsi"
/ {
model = "RK3229 ANDROID THINGS Full Function Board";
compatible = "rockchip,rk3229-at-3nod", "rockchip,rk3229";
gpio_keys {
compatible = "gpio-keys";
#address-cells = <1>;
#size-cells = <0>;
autorepeat;
pinctrl-names = "default";
pinctrl-0 = <&pwr_key>;
power_key {
label = "GPIO Key Power";
gpios = <&gpio3 23 GPIO_ACTIVE_HIGH>;
linux,code = <116>;
debounce-interval = <100>;
wakeup-source;
};
};
sdio_pwrseq: sdio-pwrseq {
compatible = "mmc-pwrseq-simple";
clocks = <&rk805 1>;
clock-names = "ext_clock";
pinctrl-names = "default";
pinctrl-0 = <&wifi_enable_h>;
/*
* On the module itself this is one of these (depending
* on the actual card populated):
* - SDIO_RESET_L_WL_REG_ON
* - PDN (power down when low)
*/
reset-gpios = <&gpio3 15 GPIO_ACTIVE_LOW>; /* GPIO3_B7 */
};
wireless-bluetooth {
compatible = "bluetooth-platdata";
clocks = <&rk805 1>;
clock-names = "ext_clock";
uart_rts_gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
pinctrl-names = "default", "rts_gpio";
pinctrl-0 = <&uart11_rts>;
pinctrl-1 = <&uart11_rts_gpio>;
BT,reset_gpio = <&gpio2 29 GPIO_ACTIVE_HIGH>;
BT,wake_gpio = <&gpio3 27 GPIO_ACTIVE_HIGH>;
BT,wake_host_irq = <&gpio3 26 GPIO_ACTIVE_HIGH>;
status = "okay";
};
wireless-wlan {
compatible = "wlan-platdata";
rockchip,grf = <&grf>;
wifi_chip_type = "ap6255";
WIFI,host_wake_irq = <&gpio0 28 GPIO_ACTIVE_HIGH>;
status = "okay";
};
};
&emmc {
/*
* enable emmc ddr mode, choose the
* according parameter base on the emmc
* io voltage.
*/
mmc-ddr-1_8v;
status = "okay";
};
&gpu {
status = "okay";
};
&nandc {
status = "disabled";
};
&pinctrl {
pinctrl-names = "default";
/*
* sdmmc, pwm0, pwm2, ir, and spdif pins are defaultly set as gpio,
* if you want to enable it, please remove below besides fixed_gpio.
*/
pinctrl-0 = <&sdmmc_gpio &pwm0_gpio &pwm2_gpio
&ir_gpio &spdif_gpio &fixed_gpio>;
keys {
pwr_key: pwr-key {
rockchip,pins = <3 23 RK_FUNC_GPIO &pcfg_pull_down>;
};
};
sdio-pwrseq {
wifi_enable_h: wifi-enable-h {
rockchip,pins = <3 15 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
};
&reboot_mode {
/delete-property/ mode-bootloader;
};
&sdio {
max-frequency = <150000000>;
mmc-pwrseq = <&sdio_pwrseq>;
num-slots = <1>;
sd-uhs-sdr104;
status = "okay";
};
&vop {
assigned-clocks = <&cru DCLK_VOP>;
assigned-clock-parents = <&cru HDMIPHY>;
status = "okay";
};
&vop_mmu {
status = "okay";
};