shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-11 13:27:06 +09:00
Code Issues Packages Projects Releases Wiki Activity

[ARM] mtd: NVIDIA Tegra NAND controller driver.

Browse Source 
Change-Id: I6f0b18c5621bcf8fb6cde8e7b05828075db72594
CC: Dima Zavin <dima@android.com>
Signed-off-by: Colin Cross <ccross@android.com>
This commit is contained in:
Colin Cross
2008-12-18 12:05:28 -08:00
parent 1994d98dc3
commit 67c83e26d0
5 changed files with 1813 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

54
arch/arm/mach-tegra/include/mach/nand.h Normal file
View File

@@ -0,0 +1,54 @@
/*
* arch/arm/mach-tegra/include/mach/nand.h
*
* Copyright (C) 2010 Google, Inc.
*
* Author:
* Colin Cross <ccross@google.com>
* Dima Zavin <dmitriyz@google.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __MACH_TEGRA_NAND_H
#define __MACH_TEGRA_NAND_H
struct tegra_nand_chip_parms {
uint8_t vendor_id;
uint8_t device_id;
uint32_t flags;
uint32_t capacity;
/* all timing info is in nanoseconds */
struct {
uint32_t trp;
uint32_t trh;
uint32_t twp;
uint32_t twh;
uint32_t tcs;
uint32_t twhr;
uint32_t tcr_tar_trr;
uint32_t twb;
uint32_t trp_resp;
uint32_t tadl;
} timing;
};
struct tegra_nand_platform {
uint8_t max_chips;
struct tegra_nand_chip_parms *chip_parms;
unsigned int nr_chip_parms;
struct mtd_partition *parts;
unsigned int nr_parts;
};
#endif

6
drivers/mtd/devices/Kconfig
View File

@@ -78,6 +78,12 @@ config MTD_DATAFLASH_OTP
other key product data. The second half is programmed with a
unique-to-each-chip bit pattern at the factory.
config MTD_NAND_TEGRA
tristate "Support for NAND Controller on NVIDIA Tegra"
depends on ARCH_TEGRA
help
Enables NAND flash support for NVIDIA's Tegra family of chips.
config MTD_M25P80
tristate "Support most SPI Flash chips (AT26DF, M25P, W25X, ...)"
depends on SPI_MASTER && EXPERIMENTAL

1
drivers/mtd/devices/Makefile
View File

@@ -17,3 +17,4 @@ obj-$(CONFIG_MTD_BLOCK2MTD) += block2mtd.o
obj-$(CONFIG_MTD_DATAFLASH) += mtd_dataflash.o
obj-$(CONFIG_MTD_M25P80) += m25p80.o
obj-$(CONFIG_MTD_SST25L) += sst25l.o
obj-$(CONFIG_MTD_NAND_TEGRA) += tegra_nand.o

1605
drivers/mtd/devices/tegra_nand.c Normal file
View File

File diff suppressed because it is too large Load Diff

147
drivers/mtd/devices/tegra_nand.h Normal file
View File

@@ -0,0 +1,147 @@
/*
* drivers/mtd/devices/tegra_nand.h
*
* Copyright (C) 2010 Google, Inc.
* Author: Dima Zavin <dima@android.com>
* Colin Cross <ccross@android.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __MTD_DEV_TEGRA_NAND_H
#define __MTD_DEV_TEGRA_NAND_H
#include <mach/io.h>
#define __BITMASK0(len) ((1 << (len)) - 1)
#define __BITMASK(start, len) (__BITMASK0(len) << (start))
#define REG_BIT(bit) (1 << (bit))
#define REG_FIELD(val, start, len) (((val) & __BITMASK0(len)) << (start))
#define REG_FIELD_MASK(start, len) (~(__BITMASK((start), (len))))
#define REG_GET_FIELD(val, start, len) (((val) >> (start)) & __BITMASK0(len))
/* tegra nand registers... */
#define TEGRA_NAND_PHYS 0x70008000
#define TEGRA_NAND_BASE IO_TO_VIRT(TEGRA_NAND_PHYS)
#define COMMAND_REG (TEGRA_NAND_BASE + 0x00)
#define STATUS_REG (TEGRA_NAND_BASE + 0x04)
#define ISR_REG (TEGRA_NAND_BASE + 0x08)
#define IER_REG (TEGRA_NAND_BASE + 0x0c)
#define CONFIG_REG (TEGRA_NAND_BASE + 0x10)
#define TIMING_REG (TEGRA_NAND_BASE + 0x14)
#define RESP_REG (TEGRA_NAND_BASE + 0x18)
#define TIMING2_REG (TEGRA_NAND_BASE + 0x1c)
#define CMD_REG1 (TEGRA_NAND_BASE + 0x20)
#define CMD_REG2 (TEGRA_NAND_BASE + 0x24)
#define ADDR_REG1 (TEGRA_NAND_BASE + 0x28)
#define ADDR_REG2 (TEGRA_NAND_BASE + 0x2c)
#define DMA_MST_CTRL_REG (TEGRA_NAND_BASE + 0x30)
#define DMA_CFG_A_REG (TEGRA_NAND_BASE + 0x34)
#define DMA_CFG_B_REG (TEGRA_NAND_BASE + 0x38)
#define FIFO_CTRL_REG (TEGRA_NAND_BASE + 0x3c)
#define DATA_BLOCK_PTR_REG (TEGRA_NAND_BASE + 0x40)
#define TAG_PTR_REG (TEGRA_NAND_BASE + 0x44)
#define ECC_PTR_REG (TEGRA_NAND_BASE + 0x48)
#define DEC_STATUS_REG (TEGRA_NAND_BASE + 0x4c)
#define HWSTATUS_CMD_REG (TEGRA_NAND_BASE + 0x50)
#define HWSTATUS_MASK_REG (TEGRA_NAND_BASE + 0x54)
#define LL_CONFIG_REG (TEGRA_NAND_BASE + 0x58)
#define LL_PTR_REG (TEGRA_NAND_BASE + 0x5c)
#define LL_STATUS_REG (TEGRA_NAND_BASE + 0x60)
/* nand_command bits */
#define COMMAND_GO REG_BIT(31)
#define COMMAND_CLE REG_BIT(30)
#define COMMAND_ALE REG_BIT(29)
#define COMMAND_PIO REG_BIT(28)
#define COMMAND_TX REG_BIT(27)
#define COMMAND_RX REG_BIT(26)
#define COMMAND_SEC_CMD REG_BIT(25)
#define COMMAND_AFT_DAT REG_BIT(24)
#define COMMAND_TRANS_SIZE(val) REG_FIELD((val), 20, 4)
#define COMMAND_A_VALID REG_BIT(19)
#define COMMAND_B_VALID REG_BIT(18)
#define COMMAND_RD_STATUS_CHK REG_BIT(17)
#define COMMAND_RBSY_CHK REG_BIT(16)
#define COMMAND_CE(val) REG_BIT(8 + ((val) & 0x7))
#define COMMAND_CLE_BYTE_SIZE(val) REG_FIELD((val), 4, 2)
#define COMMAND_ALE_BYTE_SIZE(val) REG_FIELD((val), 0, 4)
/* nand isr bits */
#define ISR_UND REG_BIT(7)
#define ISR_OVR REG_BIT(6)
#define ISR_CMD_DONE REG_BIT(5)
#define ISR_ECC_ERR REG_BIT(4)
/* nand ier bits */
#define IER_ERR_TRIG_VAL(val) REG_FIELD((val), 16, 4)
#define IER_UND REG_BIT(7)
#define IER_OVR REG_BIT(6)
#define IER_CMD_DONE REG_BIT(5)
#define IER_ECC_ERR REG_BIT(4)
#define IER_GIE REG_BIT(0)
/* nand config bits */
#define CONFIG_HW_ECC REG_BIT(31)
#define CONFIG_ECC_SEL REG_BIT(30)
#define CONFIG_HW_ERR_CORRECTION REG_BIT(29)
#define CONFIG_PIPELINE_EN REG_BIT(28)
#define CONFIG_ECC_EN_TAG REG_BIT(27)
#define CONFIG_TVALUE(val) REG_FIELD((val), 24, 2)
#define CONFIG_SKIP_SPARE REG_BIT(23)
#define CONFIG_COM_BSY REG_BIT(22)
#define CONFIG_BUS_WIDTH REG_BIT(21)
#define CONFIG_PAGE_SIZE_SEL(val) REG_FIELD((val), 16, 3)
#define CONFIG_SKIP_SPARE_SEL(val) REG_FIELD((val), 14, 2)
#define CONFIG_TAG_BYTE_SIZE(val) REG_FIELD((val), 0, 8)
/* nand timing bits */
#define TIMING_TRP_RESP(val) REG_FIELD((val), 28, 4)
#define TIMING_TWB(val) REG_FIELD((val), 24, 4)
#define TIMING_TCR_TAR_TRR(val) REG_FIELD((val), 20, 4)
#define TIMING_TWHR(val) REG_FIELD((val), 16, 4)
#define TIMING_TCS(val) REG_FIELD((val), 14, 2)
#define TIMING_TWH(val) REG_FIELD((val), 12, 2)
#define TIMING_TWP(val) REG_FIELD((val), 8, 4)
#define TIMING_TRH(val) REG_FIELD((val), 4, 2)
#define TIMING_TRP(val) REG_FIELD((val), 0, 4)
/* nand timing2 bits */
#define TIMING2_TADL(val) REG_FIELD((val), 0, 4)
/* nand dma_mst_ctrl bits */
#define DMA_CTRL_DMA_GO REG_BIT(31)
#define DMA_CTRL_DIR REG_BIT(30)
#define DMA_CTRL_DMA_PERF_EN REG_BIT(29)
#define DMA_CTRL_IE_DMA_DONE REG_BIT(28)
#define DMA_CTRL_REUSE_BUFFER REG_BIT(27)
#define DMA_CTRL_BURST_SIZE(val) REG_FIELD((val), 24, 3)
#define DMA_CTRL_IS_DMA_DONE REG_BIT(20)
#define DMA_CTRL_DMA_EN_A REG_BIT(2)
#define DMA_CTRL_DMA_EN_B REG_BIT(1)
/* nand dma_cfg_a/cfg_b bits */
#define DMA_CFG_BLOCK_SIZE(val) REG_FIELD((val), 0, 16)
/* nand dec_status bits */
#define DEC_STATUS_ERR_PAGE_NUM(val) REG_GET_FIELD((val), 24, 8)
#define DEC_STATUS_ERR_CNT(val) REG_GET_FIELD((val), 16, 8)
#define DEC_STATUS_ECC_FAIL_A REG_BIT(1)
#define DEC_STATUS_ECC_FAIL_B REG_BIT(0)
/* nand hwstatus_mask bits */
#define HWSTATUS_RDSTATUS_MASK(val) REG_FIELD((val), 24, 8)
#define HWSTATUS_RDSTATUS_EXP_VAL(val) REG_FIELD((val), 16, 8)
#define HWSTATUS_RBSY_MASK(val) REG_FIELD((val), 8, 8)
#define HWSTATUS_RBSY_EXP_VAL(val) REG_FIELD((val), 0, 8)
#endif