shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 03:15:31 +09:00
Code Issues Packages Projects Releases Wiki Activity

Revert "clk: rockchip: rk3588: export pclk_vopgrf id for vop"

Browse Source 
This reverts commit 9c9db5fd41.

Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: I11ef7f3e52cb7512acbc638a67e75c9295ddbbdd
This commit is contained in:
Wyon Bi
2021-11-24 11:54:46 +08:00
committed by Tao Huang
parent 9522113735
commit 6f62dc64fe
2 changed files with 1 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/clk/rockchip/clk-rk3588.c
View File

@@ -2203,8 +2203,6 @@ static struct rockchip_clk_branch rk3588_clk_branches[] __initdata = {
COMPOSITE(DCLK_VOP3, "dclk_vop3", gpll_cpll_v0pll_aupll_p, 0,
RK3588_CLKSEL_CON(113), 7, 2, MFLAGS, 0, 7, DFLAGS,
RK3588_CLKGATE_CON(53), 2, GFLAGS),
GATE(PCLK_VOPGRF, "pclk_vopgrf", "pclk_vop_root", 0,
RK3588_CLKGATE_CON(53), 3, GFLAGS),
GATE(PCLK_DSIHOST0, "pclk_dsihost0", "pclk_vop_root", 0,
RK3588_CLKGATE_CON(53), 4, GFLAGS),
GATE(PCLK_DSIHOST1, "pclk_dsihost1", "pclk_vop_root", 0,

3
include/dt-bindings/clock/rk3588-cru.h
View File

@@ -709,9 +709,8 @@
#define CLK_CORE_LITCORE_PVTM 715
#define CLK_AUX16M_0 716
#define CLK_AUX16M_1 717
#define PCLK_VOPGRF 718
#define CLK_NR_CLKS (PCLK_VOPGRF + 1)
#define CLK_NR_CLKS (CLK_AUX16M_1 + 1)
/********Name=SOFTRST_CON01,Offset=0xA04********/
#define SRST_A_TOP_BIU 19