shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: rk3562: Make 100m 200m and 300m src as critical clk

Browse Source 
The ATF may use these clocks.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Ie31f6b368aa467a989cd534c1795bb781ddd9998
This commit is contained in:
Finley Xiao
2023-02-28 11:02:53 +08:00
committed by Tao Huang
parent 2c323bbc97
commit 7b957a4593
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/clk/rockchip/clk-rk3562.c
View File

@@ -213,16 +213,16 @@ static struct rockchip_clk_branch rk3562_clk_branches[] __initdata = {
COMPOSITE(CLK_MATRIX_50M_SRC, "clk_matrix_50m_src", gpll_cpll_p, 0,
RK3562_CLKSEL_CON(0), 7, 1, MFLAGS, 0, 5, DFLAGS,
RK3562_CLKGATE_CON(0), 0, GFLAGS),
COMPOSITE(CLK_MATRIX_100M_SRC, "clk_matrix_100m_src", gpll_cpll_p, 0,
COMPOSITE(CLK_MATRIX_100M_SRC, "clk_matrix_100m_src", gpll_cpll_p, CLK_IS_CRITICAL,
RK3562_CLKSEL_CON(0), 15, 1, MFLAGS, 8, 4, DFLAGS,
RK3562_CLKGATE_CON(0), 1, GFLAGS),
COMPOSITE(CLK_MATRIX_125M_SRC, "clk_matrix_125m_src", gpll_cpll_p, 0,
RK3562_CLKSEL_CON(1), 7, 1, MFLAGS, 0, 4, DFLAGS,
RK3562_CLKGATE_CON(0), 2, GFLAGS),
COMPOSITE(CLK_MATRIX_200M_SRC, "clk_matrix_200m_src", gpll_cpll_p, 0,
COMPOSITE(CLK_MATRIX_200M_SRC, "clk_matrix_200m_src", gpll_cpll_p, CLK_IS_CRITICAL,
RK3562_CLKSEL_CON(2), 7, 1, MFLAGS, 0, 4, DFLAGS,
RK3562_CLKGATE_CON(0), 4, GFLAGS),
COMPOSITE(CLK_MATRIX_300M_SRC, "clk_matrix_300m_src", gpll_cpll_p, 0,
COMPOSITE(CLK_MATRIX_300M_SRC, "clk_matrix_300m_src", gpll_cpll_p, CLK_IS_CRITICAL,
RK3562_CLKSEL_CON(3), 7, 1, MFLAGS, 0, 4, DFLAGS,
RK3562_CLKGATE_CON(0), 6, GFLAGS),
COMPOSITE(ACLK_TOP, "aclk_top", gpll_cpll_p, CLK_IS_CRITICAL,