ODROID-M2: can: Add overlays for mcp2515 and mcp2517fd

mcp2515
- MISO: 21
- MOSI: 19
- SCLK: 23
- CS1 : 26
- INT : 11

mcp2517 (CAN-FD Add-on board)
- MISO: 21
- MOSI: 19
- SCLK: 23
- CS0 : 24
- INT : 11

Signed-off-by: YoungSoo Shin <bob.shin@hardkernel.com>
Change-Id: I9af389e9538c22a2863218bc03569854dc38bad6
This commit is contained in:
2024-07-26 16:03:29 +09:00
committed by codewalkerster
parent c996ac904d
commit 7dd2a1642c
7 changed files with 156 additions and 0 deletions

View File

@@ -3,12 +3,16 @@
dtbo-y += \
blueled_off.dtbo \
can0.dtbo \
canfd0.dtbo \
dht11.dtbo \
display_vu8s.dtbo \
gpio_shortcut.dtbo \
i2c0.dtbo \
i2c1.dtbo \
i2c2.dtbo \
mcp2515.dtbo \
mcp2515_12mhz.dtbo \
mcp2515_16mhz.dtbo \
onewire.dtbo \
pwm15.dtbo \
pwm3.dtbo \

View File

@@ -0,0 +1,51 @@
/dts-v1/;
/plugin/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/interrupt-controller/irq.h>
/ {
fragment@0 {
target = <&spi0>;
__overlay__ {
num_chipselect = <1>;
cs-gpios = <&gpio0 RK_PD5 GPIO_ACTIVE_LOW>;
};
};
fragment@1 {
target-path = "/";
__overlay__ {
can0_clk: can0_clk {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <20000000>;
};
};
};
fragment@2 {
target = <&spi0>;
__overlay__ {
status = "okay";
#address-cells = <1>;
#size-cells = <0>;
mcp2517fd: canfd@0 {
compatible = "microchip,mcp2517fd";
pinctrl-names = "default";
pinctrl-0 = <&mcp251x_int_pins>;
reg = <0>;
clocks = <&can0_clk>;
interrupt-parent = <&gpio3>;
interrupts = <RK_PD4 IRQ_TYPE_EDGE_FALLING>;
spi-max-frequency = <10000000>;
status = "okay";
};
};
};
};

View File

@@ -0,0 +1,14 @@
/dts-v1/;
/plugin/;
#include "mcp2515.dtsi"
/ {
fragment@1 {
__overlay__ {
can0_clk: can0_clk {
clock-frequency = <8000000>;
};
};
};
};

View File

@@ -0,0 +1,51 @@
/dts-v1/;
/plugin/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/interrupt-controller/irq.h>
/ {
fragment@0 {
target = <&spi0>;
__overlay__ {
num_chipselect = <1>;
cs-gpios = <&gpio1 RK_PB4 GPIO_ACTIVE_LOW>;
};
};
fragment@1 {
target-path = "/";
__overlay__ {
can0_clk: can0_clk {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <8000000>;
};
};
};
fragment@2 {
target = <&spi0>;
__overlay__ {
status = "okay";
#address-cells = <1>;
#size-cells = <0>;
mcp2515: can@0 {
compatible = "microchip,mcp2515";
pinctrl-names = "default";
pinctrl-0 = <&mcp251x_int_pins>;
reg = <0>;
clocks = <&can0_clk>;
interrupt-parent = <&gpio3>;
interrupts = <RK_PD4 IRQ_TYPE_EDGE_FALLING>;
spi-max-frequency = <10000000>;
status = "okay";
};
};
};
};

View File

@@ -0,0 +1,14 @@
/dts-v1/;
/plugin/;
#include "mcp2515.dtsi"
/ {
fragment@1 {
__overlay__ {
can0_clk: can0_clk {
clock-frequency = <12000000>;
};
};
};
};

View File

@@ -0,0 +1,14 @@
/dts-v1/;
/plugin/;
#include "mcp2515.dtsi"
/ {
fragment@1 {
__overlay__ {
can0_clk: can0_clk {
clock-frequency = <16000000>;
};
};
};
};

View File

@@ -1093,3 +1093,11 @@
rockchip,plane-mask = <(1 << ROCKCHIP_VOP2_CLUSTER3 | 1 << ROCKCHIP_VOP2_ESMART3)>;
rockchip,primary-plane = <ROCKCHIP_VOP2_ESMART3>;
};
&pinctrl {
can_pins {
mcp251x_int_pins: mcp251x_int_pins {
rockchip,pins = <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
};
};
};