shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity

emmc: clean emmc reg val for probe [1/1]

Browse Source 
PD#SWPL-2286

Problem:
emmc response crc error in emmc init.

Solution:
clean emmc reg val from uboot to kernel.

Verify:
w400

Change-Id: I6a4763187f18e9e284c887c5c788f3a88c8548ff
Signed-off-by: Nan Li <nan.li@amlogic.com>
This commit is contained in:
Nan Li
2018-11-20 11:43:26 +08:00
committed by Dongjin Kim
parent 9a769bcb49
commit 9ffc4e8fdf
2 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/amlogic/mmc/aml_sd_emmc.c
View File

@@ -1381,6 +1381,8 @@ static int meson_mmc_clk_init(struct amlsd_host *host)
u32 vconf = 0;
struct sd_emmc_config *pconf = (struct sd_emmc_config *)&vconf;
writel(0, host->base + SD_EMMC_ADJUST);
writel(0, host->base + SD_EMMC_DELAY);
writel(0, host->base + SD_EMMC_CLOCK);
ret = aml_emmc_clktree_init(host);
if (ret)

3
drivers/amlogic/mmc/aml_sd_emmc_v3.c
View File

@@ -117,6 +117,9 @@ int meson_mmc_clk_init_v3(struct amlsd_host *host)
struct sd_emmc_config *pconf = (struct sd_emmc_config *)&vconf;
struct mmc_phase *init = &(host->data->sdmmc.init);
writel(0, host->base + SD_EMMC_ADJUST_V3);
writel(0, host->base + SD_EMMC_DELAY1_V3);
writel(0, host->base + SD_EMMC_DELAY2_V3);
writel(0, host->base + SD_EMMC_CLOCK_V3);
#ifndef SD_EMMC_CLK_CTRL
ret = aml_emmc_clktree_init(host);