shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

video: rockchip: mpp: fix av1 dec err when multi tiles

Browse Source 
Do not enable cache_all_e when source is multi tiles.

Signed-off-by: Yandong Lin <yandong.lin@rock-chips.com>
Change-Id: Ie40aac145dfc481f371865efc5e962dd0cfdb451
This commit is contained in:
Yandong Lin
2022-09-17 08:41:27 +08:00
committed by Tao Huang
parent 361115cc9b
commit a8af0afc5e
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/video/rockchip/mpp/mpp_av1dec.c
View File

@@ -534,11 +534,11 @@ static int av1dec_set_l2_cache(struct av1dec_dev *dec, struct av1dec_task *task)
writel_relaxed(AV1_L2_CACHE_SHAPER_EN,
dec->reg_base[AV1DEC_CLASS_CACHE] + AV1_L2_CACHE_SHAPER_CTRL);
/* TODO: set exception list */
/* multi id enable bit */
writel_relaxed(0x00000001, dec->reg_base[AV1DEC_CLASS_CACHE] +
AV1_L2_CACHE_RD_ONLY_CONFIG);
/* not enable cache en when multi tiles */
if (!(regs[10] & BIT(1)))
/* cache all en */
writel_relaxed(0x00000001, dec->reg_base[AV1DEC_CLASS_CACHE] +
AV1_L2_CACHE_RD_ONLY_CONFIG);
/* reorder_e and cache_e */
writel_relaxed(0x00000081, dec->reg_base[AV1DEC_CLASS_CACHE] +
AV1_L2_CACHE_RD_ONLY_CTRL);