shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

usb: usb: optimize g12a & g12b usb phy pll setting [2/2]

Browse Source 
PD#173329

Problem:
optimize g12a & g12b usb phy pll setting.

Solution:
optimize g12a & g12b usb phy pll setting.

Verify:
s905d2 u200

Change-Id: I53f437e35ac9cf204e00a5b624f7728937042e70
Signed-off-by: Yue Wang <yue.wang@amlogic.com>
This commit is contained in:
Yue Wang
2018-09-13 17:13:09 +08:00
parent 69e93ab7f6
commit cb128a95da
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm64/boot/dts/amlogic/mesong12a.dtsi
View File

@@ -383,7 +383,7 @@
pll-setting-2 = <0x927E0000>;
pll-setting-3 = <0xac5f49e5>;
pll-setting-4 = <0xfe18>;
pll-setting-5 = <0xfff>;
pll-setting-5 = <0x8000fff>;
pll-setting-6 = <0x78000>;
pll-setting-7 = <0xe0004>;
pll-setting-8 = <0xe000c>;

2
arch/arm64/boot/dts/amlogic/mesong12b.dtsi
View File

@@ -423,7 +423,7 @@
pll-setting-2 = <0x927E0000>;
pll-setting-3 = <0xac5f69e5>;
pll-setting-4 = <0xfe18>;
pll-setting-5 = <0xfff>;
pll-setting-5 = <0x8000fff>;
pll-setting-6 = <0x78000>;
pll-setting-7 = <0xe0004>;
pll-setting-8 = <0xe000c>;