shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: rk3288: Add 420MHz for PLL

Browse Source 
Change-Id: Ic722bdf5d467a64cdf093f8bdabb6dab533cd230
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
This commit is contained in:
Finley Xiao
2019-03-28 14:37:04 +08:00
committed by Tao Huang
parent ca81bf09a6
commit d368d1acda
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
drivers/clk/rockchip/clk-rk3288.c
View File

@@ -92,6 +92,7 @@ static struct rockchip_pll_rate_table rk3288_pll_rates[] = {
RK3066_PLL_RATE( 504000000, 1, 84, 4),
RK3066_PLL_RATE( 500000000, 1, 125, 6),
RK3066_PLL_RATE( 456000000, 1, 76, 4),
RK3066_PLL_RATE( 420000000, 1, 70, 4),
RK3066_PLL_RATE( 408000000, 1, 68, 4),
RK3066_PLL_RATE( 400000000, 1, 100, 6),
RK3066_PLL_RATE( 384000000, 1, 64, 4),