shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3562: vicap add csirx data clk control

Browse Source 
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: I15baadf44db6c1325812b925e7ac84c636f6303c
This commit is contained in:
Zefa Chen
2023-02-21 15:26:53 +08:00
committed by Tao Huang
parent 0df0ba8a98
commit e42f671447
1 changed files with 6 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm64/boot/dts/rockchip/rk3562.dtsi
View File

@@ -1422,8 +1422,12 @@
reg-names = "cif_regs";
interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "cif-intr";
clocks = <&cru ACLK_VICAP>, <&cru HCLK_VICAP>, <&cru DCLK_VICAP>;
clock-names = "aclk_cif", "hclk_cif", "dclk_cif";
clocks = <&cru ACLK_VICAP>, <&cru HCLK_VICAP>, <&cru DCLK_VICAP>,
<&cru CSIRX0_CLK_DATA>, <&cru CSIRX1_CLK_DATA>,
<&cru CSIRX2_CLK_DATA>, <&cru CSIRX3_CLK_DATA>;
clock-names = "aclk_cif", "hclk_cif", "dclk_cif",
"csirx0_data", "csirx1_data", "csirx2_data",
"csirx3_data";
resets = <&cru SRST_A_VICAP>, <&cru SRST_H_VICAP>, <&cru SRST_D_VICAP>,
<&cru SRST_I0_VICAP>, <&cru SRST_I1_VICAP>, <&cru SRST_I2_VICAP>,
<&cru SRST_I3_VICAP>;