shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM64: dts: rockchip: rk3328: mark xin32k clk as fixed clk

Browse Source 
Change-Id: I25ab72ba7af64b7031fb02d30d0cb5cb6798d692
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
This commit is contained in:
Elaine Zhang
2018-05-18 15:57:08 +08:00
committed by Tao Huang
parent 2eff115a98
commit f6e5089748
2 changed files with 16 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
arch/arm64/boot/dts/rockchip/rk3328-evb.dts
View File

@@ -127,6 +127,13 @@
#sound-dai-cells = <0>;
};
xin32k: xin32k {
compatible = "fixed-clock";
clock-frequency = <32768>;
clock-output-names = "xin32k";
#clock-cells = <0>;
};
wireless-wlan {
compatible = "wlan-platdata";
rockchip,grf = <&grf>;
@@ -264,7 +271,7 @@
interrupt-parent = <&gpio2>;
interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
#clock-cells = <1>;
clock-output-names = "xin32k", "rk805-clkout2";
clock-output-names = "rk805-clkout1", "rk805-clkout2";
gpio-controller;
#gpio-cells = <2>;
pinctrl-names = "default";

9
arch/arm64/boot/dts/rockchip/rk3328-rock64.dts
View File

@@ -62,6 +62,13 @@
regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>;
};
xin32k: xin32k {
compatible = "fixed-clock";
clock-frequency = <32768>;
clock-output-names = "xin32k";
#clock-cells = <0>;
};
};
&cpu0 {
@@ -118,7 +125,7 @@
interrupt-parent = <&gpio2>;
interrupts = <6 IRQ_TYPE_LEVEL_LOW>;
#clock-cells = <1>;
clock-output-names = "xin32k", "rk805-clkout2";
clock-output-names = "rk805-clkout1", "rk805-clkout2";
pinctrl-names = "default";
pinctrl-0 = <&pmic_int_l>;
rockchip,system-power-controller;