shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 03:40:35 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: Temporarily fix for rk3588 pll

Browse Source 
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I15819f3611556e140ec80126b990408edf260c18
This commit is contained in:
Tao Huang
2021-11-11 17:18:31 +08:00
parent e0e8de4a77
commit fb7d7606a1
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/clk/rockchip/clk-pll.c
View File

@@ -1268,6 +1268,9 @@ static int rockchip_rk3588_pll_wait_lock(struct rockchip_clk_pll *pll)
u32 pllcon;
int ret;
for (ret = 0; ret < 1000; ret++)
asm("nop");
return 0;
/*
* Lock time typical 250, max 500 input clock cycles @24MHz
* So define a very safe maximum of 1000us, meaning 24000 cycles.