shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

Revert "clk: rockchip: rk3588: Remove CLK_IGNORE_UNUSED for lpll, b0pll and b1pll"

Browse Source 
This reverts commit 7b43769a16.

Change-Id: I3f24c6403e91f9a7e1e2bfe86f9035984298d0b5
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
This commit is contained in:
Finley Xiao
2022-05-25 20:10:19 +08:00
committed by Tao Huang
parent 8cd9b111b1
commit fc8a889a83
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/clk/rockchip/clk-rk3588.c
View File

@@ -645,13 +645,13 @@ static struct rockchip_clk_branch rk3588_hdmirx_aud_fracmux __initdata =
static struct rockchip_pll_clock rk3588_pll_clks[] __initdata = {
[b0pll] = PLL(pll_rk3588_core, PLL_B0PLL, "b0pll", mux_pll_p,
0, RK3588_B0_PLL_CON(0),
CLK_IGNORE_UNUSED, RK3588_B0_PLL_CON(0),
RK3588_B0_PLL_MODE_CON0, 0, 15, 0, rk3588_pll_rates),
[b1pll] = PLL(pll_rk3588_core, PLL_B1PLL, "b1pll", mux_pll_p,
0, RK3588_B1_PLL_CON(8),
CLK_IGNORE_UNUSED, RK3588_B1_PLL_CON(8),
RK3588_B1_PLL_MODE_CON0, 0, 15, 0, rk3588_pll_rates),
[lpll] = PLL(pll_rk3588_core, PLL_LPLL, "lpll", mux_pll_p,
0, RK3588_LPLL_CON(16),
CLK_IGNORE_UNUSED, RK3588_LPLL_CON(16),
RK3588_LPLL_MODE_CON0, 0, 15, 0, rk3588_pll_rates),
[v0pll] = PLL(pll_rk3588, PLL_V0PLL, "v0pll", mux_pll_p,
0, RK3588_PLL_CON(88),