shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 20:07:46 +09:00
Code Issues Packages Projects Releases Wiki Activity

clk: rockchip: rk3506: Make pclk ioc critical

Browse Source 
Change-Id: I344aae5386ff6d18ea3e8a99e9cf42da27e32a1f
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
This commit is contained in:
Finley Xiao
2024-08-12 19:25:18 +08:00
committed by Tao Huang
parent 06a2bad16e
commit fce9853080
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/clk/rockchip/clk-rk3506.c
View File

@@ -648,7 +648,7 @@ static struct rockchip_clk_branch rk3506_clk_branches[] __initdata = {
COMPOSITE(SCLK_UART5, "sclk_uart5", sclk_uart_parents_p, 0,
RK3506_CLKSEL_CON(54), 11, 3, MFLAGS, 6, 5, DFLAGS,
RK3506_CLKGATE_CON(19), 7, GFLAGS),
GATE(PCLK_GPIO234_IOC, "pclk_gpio234_ioc", "pclk_hsperi_root", CLK_IGNORE_UNUSED,
GATE(PCLK_GPIO234_IOC, "pclk_gpio234_ioc", "pclk_hsperi_root", CLK_IS_CRITICAL,
RK3506_CLKGATE_CON(19), 8, GFLAGS),
COMPOSITE(CLK_MAC_PTP_ROOT, "clk_mac_ptp_root", clk_mac_ptp_root_parents_p, 0,
RK3506_CLKSEL_CON(55), 5, 2, MFLAGS, 0, 5, DFLAGS,
@@ -691,7 +691,7 @@ static struct rockchip_clk_branch rk3506_clk_branches[] __initdata = {
COMPOSITE_NOMUX(CLK_TSADC_TSEN, "clk_tsadc_tsen", "xin24m_gate", 0,
RK3506_CLKSEL_CON(61), 8, 3, DFLAGS,
RK3506_CLKGATE_CON(22), 0, GFLAGS),
GATE(PCLK_GPIO1_IOC, "pclk_gpio1_ioc", "pclk_vio_root", CLK_IGNORE_UNUSED,
GATE(PCLK_GPIO1_IOC, "pclk_gpio1_ioc", "pclk_vio_root", CLK_IS_CRITICAL,
RK3506_CLKGATE_CON(22), 1, GFLAGS),
/* pmu */
@@ -703,7 +703,7 @@ static struct rockchip_clk_branch rk3506_clk_branches[] __initdata = {
RK3506_PMU_CLKGATE_CON(0), 4, GFLAGS),
GATE(PCLK_PMU_GRF, "pclk_pmu_grf", "pclk_pmu_root", CLK_IGNORE_UNUSED,
RK3506_PMU_CLKGATE_CON(0), 5, GFLAGS),
GATE(PCLK_GPIO0_IOC, "pclk_gpio0_ioc", "pclk_pmu_root", CLK_IGNORE_UNUSED,
GATE(PCLK_GPIO0_IOC, "pclk_gpio0_ioc", "pclk_pmu_root", CLK_IS_CRITICAL,
RK3506_PMU_CLKGATE_CON(0), 7, GFLAGS),
GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pmu_root", 0,
RK3506_PMU_CLKGATE_CON(0), 8, GFLAGS),