shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-04-05 04:33:05 +09:00
Code Issues Packages Projects Releases Wiki Activity

Revert "clk: rockchip: rk1808: fix PMU_CRU offset"

Browse Source 
This reverts commit 3e9d3367b9.

PMU_CRU offset is 0x4000

Change-Id: Ibce2c7fc6b7995c128dde4809446b1b428f893aa
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
This commit is contained in:
Tao Huang
2018-10-08 19:48:14 +08:00
parent 8bfddc4b60
commit fd65ecb2e4
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
drivers/clk/rockchip/clk.h
View File

@@ -107,10 +107,10 @@ struct clk;
#define RK1808_EMMC_CON0 0x390
#define RK1808_EMMC_CON1 0x394
#define RK1808_PMU_PLL_CON(x) ((x) * 0x4 + 0xc000)
#define RK1808_PMU_MODE_CON 0xc020
#define RK1808_PMU_CLKSEL_CON(x) ((x) * 0x4 + 0xc040)
#define RK1808_PMU_CLKGATE_CON(x) ((x) * 0x4 + 0xc080)
#define RK1808_PMU_PLL_CON(x) ((x) * 0x4 + 0x4000)
#define RK1808_PMU_MODE_CON 0x4020
#define RK1808_PMU_CLKSEL_CON(x) ((x) * 0x4 + 0x4040)
#define RK1808_PMU_CLKGATE_CON(x) ((x) * 0x4 + 0x4080)
#define RK2928_PLL_CON(x) ((x) * 0x4)
#define RK2928_MODE_CON 0x40