shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 10:58:48 +09:00
Code Issues Packages Projects Releases Wiki Activity

ARM: dts: rockchip: rk3288: remove PLL_CPLL assignment from cru node

Browse Source 
PLL_CPLL is for VOP only, which does not need to be
initialized in CRU.

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: Ic51b4e2ef377ee6f796e807131f1fe02d0db39cc
This commit is contained in:
Damon Ding
2022-11-10 18:47:40 +08:00
committed by Tao Huang
parent 4bcdb727b2
commit ff311139ed
1 changed files with 7 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
arch/arm/boot/dts/rk3288.dtsi
View File

@@ -893,16 +893,14 @@
rockchip,grf = <&grf>;
#clock-cells = <1>;
#reset-cells = <1>;
assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_CPLL>,
<&cru PLL_NPLL>, <&cru ACLK_CPU>,
<&cru HCLK_CPU>, <&cru PCLK_CPU>,
<&cru ACLK_PERI>, <&cru HCLK_PERI>,
<&cru PCLK_PERI>;
assigned-clock-rates = <594000000>, <400000000>,
<500000000>, <300000000>,
<150000000>, <75000000>,
assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_NPLL>,
<&cru ACLK_CPU>, <&cru HCLK_CPU>,
<&cru PCLK_CPU>, <&cru ACLK_PERI>,
<&cru HCLK_PERI>, <&cru PCLK_PERI>;
assigned-clock-rates = <594000000>, <500000000>,
<300000000>, <150000000>,
<75000000>;
<75000000>, <300000000>,
<150000000>, <75000000>;
};
grf: syscon@ff770000 {