shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 19:30:30 +09:00
Code Issues Packages Projects Releases Wiki Activity
1,065,831 Commits 55 Branches 2,486 Tags
c97fea6ed13db01ef0412d895666d6344da53e86
Commit Graph

1065831 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Jianqun Xu
c97fea6ed1 slab: allows kmalloc min size independent on arch dma min alignment when CONFIG_ROCKCHIP_MINI_KERNEL=y 
Copy a description from the ARCH_DMA_MINALIGN definition:
--
  Some archs want to perform DMA into kmalloc caches and need a guaranteed
  alignment larger than the alignment of a 64-bit integer.
  Setting ARCH_KMALLOC_MINALIGN in arch headers allows that.

For a specific product, which can make sure that the kmalloc won't used
by DMA, then it can set the kmalloc min size lower than arch dma min
alignment.

For ROCKCHIP_MINI_KERNEL, we can try to do it.

Before this patch:
       Name	Objects	Objsize	Loss	Slabs/Part/Cpu
kmalloc-8	2419	8	155.6	37/1/1
kmalloc-16	2669	16	180.2	43/3/1
kmalloc-32	1726	32	110.5	26/1/1
kmalloc-64	1013	64	69.6	16/4/1
kmalloc-96	658	96	86	20/2/1
kmalloc-128	352	128	45	10/0/1
kmalloc-192	567	192	110.5	26/0/1
kmalloc-256	140	256	36.8	8/1/1
kmalloc-512	311	512	172	41/5/1
kmalloc-1k	104	1024	139.2	16/5/1
kmalloc-2k	40	2048	81.9	4/0/1
kmalloc-4k	590	4096	2458	73/1/1
kmalloc-8k	8	8192	65.5	1/0/1

With this patch:
kmalloc-8	2560	8	20.4	4/0/1
kmalloc-16	2811	16	57.3	13/5/1
kmalloc-32	1791	32	57.3	13/1/1
kmalloc-64	1017	64	65.5	15/2/1
kmalloc-96	660	96	65.5	15/3/1
kmalloc-128	352	128	45	10/0/1
kmalloc-192	567	192	110.5	26/0/1
kmalloc-256	140	256	36.8	8/1/1
kmalloc-512	311	512	172	41/5/1
kmalloc-1k	105	1024	139.2	16/5/1
kmalloc-2k	40	2048	81.9	4/0/1
kmalloc-4k	590	4096	2458	73/1/1
kmalloc-8k	8	8192	65.5	1/0/1

Save about 300K.

Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
Change-Id: Ifa2a7ab13481180cc45c7b59e3a744f68f46aab5
 2022-04-13 17:42:59 +08:00
Yandong Lin
81d89711e3 video: rockchip: dvbm: align line_cnt to 32 
Signed-off-by: Yandong Lin <yandong.lin@rock-chips.com>
Change-Id: I5d98f37948e4ef396f8dad6248e98d24f8cd8ddd
 2022-04-13 17:17:16 +08:00
Yongzhen
53d2ff7bd2 ARM: dts: rockchip: rv1106-ipc: enable saradc 
Signed-off-by: Yongzhen <yuyz@rock-chips.com>
Change-Id: I2dfccd44112cc239e8aa5b8f55121b5d568c4305
 2022-04-13 17:16:20 +08:00
Zefa Chen
b3a6efd40f media: i2c: sensor adapter fixed get_selection bug 
Fixed: 0ea608c ("media: i2c: sensor adapter fixed get_selection error")

Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: Ie84a776f6b02d56014ae706e3e72af8e1ffa74ed
 2022-04-13 16:58:04 +08:00
Herman Chen
21225a4a1e video: rockchip: mpp: rkvenc2: Fix dchs conflict 
When both cores are used on encoding and the first task on core 0 is
finished the next task on core 0 may use the same txid as the finished
task. It will delay the running task on core 1.

So we have to find a unused txid to remap the txid in logic. And the
both logical id and remap id should be record for each dchs status.

Signed-off-by: Herman Chen <herman.chen@rock-chips.com>
Change-Id: I35e6a05bb879d9f389f308ad87bf62b0f20f3c6c
 2022-04-13 14:30:47 +08:00
Cai YiWei
3f9fb57349 media: rockchip: isp: to version v1.9.0 
Change-Id: Ibc4618f49879e8f5635ff7b0787c3b2ef41805bf
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2022-04-13 14:29:28 +08:00
Cai YiWei
548280a5d8 media: rockchip: isp: awb or gain debug info to ddr for isp32 
Change-Id: Id4de69cc2f33e52133fecec0ac5960db5733910f
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2022-04-13 14:29:28 +08:00
Cai YiWei
c3c0f230b0 media: rockchip: isp: fix isp debug time for fe/fs irq together 
Change-Id: I527953193399c1a4de4da02dfb508f81e92b4daa
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2022-04-13 14:29:28 +08:00
Sugar Zhang
b9d8b9f8d2 ARM: configs: rv1106: Set MMC_QUEUE_DEPTH to 1 
This patch Set MMC_QUEUE_DEPTH to 1 for products with sdcard on
single core.

Save slab memory: ~2.3MB

+CONFIG_MMC_QUEUE_DEPTH=1

Analyze by kmem-probe:

trace_analyze.py -k kernel/ -f kmem.log -b drivers/mmc/ -c kmem_account.txt

Before: 64 depth default

   total    waste      net alloc/free  caller
 --------------------------------------------
 2371584        0  2371584   579/0     mmc_mq_init_request+0x44L
    4096     1576     4096     2/0     mmc_alloc_host+0x28L
    2048      536     2048     1/0     mmc_alloc_card+0x30L
    2048      944     2048     2/0     dw_mci_pltfm_register+0x30L
    1536      144     1536     3/0     mmc_blk_alloc_req+0x88L
    1024      312     1024     1/0     mmc_blk_probe+0x4ccL
     256       80      256     2/0     mmc_gpio_alloc+0x28L
     256       72      256     2/0     dw_mci_rk3288_parse_dt+0x30L
     256       56      256     2/0     dw_mci_probe+0x40L
    1024        0        0     2/2     mmc_get_ext_csd+0x54L

After this patch: 1 depth on single core

   total    waste      net alloc/free  caller
 ---------------------------------------------
   49152        0    49152    12/0     mmc_mq_init_request+0x44L
    4096     1576     4096     2/0     mmc_alloc_host+0x28L
    2048      536     2048     1/0     mmc_alloc_card+0x30L
    2048      944     2048     2/0     dw_mci_pltfm_register+0x30L
    1536      144     1536     3/0     mmc_blk_alloc_req+0x88L
    1024      312     1024     1/0     mmc_blk_probe+0x4ccL
     256       80      256     2/0     mmc_gpio_alloc+0x28L
     256       72      256     2/0     dw_mci_rk3288_parse_dt+0x30L
     256       56      256     2/0     dw_mci_probe+0x40L
    1024        0        0     2/2     mmc_get_ext_csd+0x54L

Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: I2b429d1b7188c8fdf2a6e229b2cd5941af85cd7c
 2022-04-13 14:26:28 +08:00
Algea Cao
74a6df9f7a drm/rockchip: dw_hdmi: Don't enable split mode if another HDMI cannot be obtained 
Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I19137932989be82d3de3f4afc7d41c57a0067f79
 2022-04-13 11:02:24 +08:00
Sandy Huang
2bde53fc60 drm/bridge: synopsys: dw-hdmi-qp: add support rgb bt2020 color space output 
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: I4e14122b802384be3c1d96eaea3fccfebbb172ec
 2022-04-13 11:01:38 +08:00
Zefa Chen
efee59b80f media: rockchip: vicap fixed segfault when call shutdown function 
[  177.363952][    C0] SError Interrupt on CPU0, code 0xbe000011 -- SError
[  177.363954][    C0] CPU: 0 PID: 1 Comm: init Not tainted 5.10.66 #68
[  177.363956][    C0] Hardware name: Rockchip RK3588 EVB1 LP4 V10 Board (DT)
[  177.363958][    C0] pstate: 60400009 (nZCv daif +PAN -UAO -TCO BTYPE=--)
[  177.363959][    C0] pc : disable_irq+0x10/0xa0
[  177.363960][    C0] lr : csi2_shutdown+0x50/0x6c
[  177.363961][    C0] sp : ffffffc01211bc20
[  177.363963][    C0] x29: ffffffc01211bc50 x28: ffffff8100b98040
[  177.363967][    C0] x27: 0000000000000000 x26: ffffffc011f7e000
[  177.363970][    C0] x25: ffffffc012099000 x24: ffffff8103325890
[  177.363973][    C0] x23: ffffff8103325818 x22: ffffffc011e48988
[  177.363976][    C0] x21: ffffff8103325810 x20: ffffffc01183bdf0
[  177.363979][    C0] x19: ffffff8107785088 x18: ffffffc012115050
[  177.363982][    C0] x17: 0000000000000009 x16: 0000000000000009
[  177.363985][    C0] x15: 0000000000000000 x14: fffffffeffe00000
[  177.363988][    C0] x13: 0000000000019ba0 x12: 0000000029aaaaf1
[  177.363991][    C0] x11: 001e33635ac745bd x10: ffffffc013790028
[  177.363994][    C0] x9 : ffffffc01379002c x8 : 00000000ffffffff
[  177.363997][    C0] x7 : bbbbbbbbbbbbbbbb x6 : 0000000000000040
[  177.364000][    C0] x5 : 0000000000190018 x4 : ffffff8103d19980
[  177.364003][    C0] x3 : ffffff8100003c90 x2 : 0000000000000001
[  177.364006][    C0] x1 : 0000000000000002 x0 : 000000000000003f
[  177.364010][    C0] Kernel panic - not syncing: Asynchronous SError Interrupt
[  177.364011][    C0] CPU: 0 PID: 1 Comm: init Not tainted 5.10.66 #68
[  177.364013][    C0] Hardware name: Rockchip RK3588 EVB1 LP4 V10 Board (DT)
[  177.364014][    C0] Call trace:
[  177.364015][    C0]  dump_backtrace+0x0/0x1c8
[  177.364016][    C0]  show_stack+0x1c/0x2c
[  177.364017][    C0]  dump_stack_lvl+0xdc/0x12c
[  177.364018][    C0]  dump_stack+0x1c/0x64
[  177.364019][    C0]  panic+0x150/0x3a4
[  177.364020][    C0]  test_taint+0x0/0x30
[  177.364022][    C0]  arm64_serror_panic+0x78/0x84
[  177.364023][    C0]  do_serror+0xe0/0x100
[  177.364024][    C0]  el1_error+0x94/0x118
[  177.364025][    C0]  disable_irq+0x10/0xa0
[  177.364026][    C0]  platform_drv_shutdown+0x24/0x34
[  177.364028][    C0]  device_shutdown+0x174/0x214
[  177.364029][    C0]  kernel_restart+0x44/0x110
[  177.364030][    C0]  __arm64_sys_reboot+0x148/0x21c
[  177.364031][    C0]  el0_svc_common+0xc0/0x23c
[  177.364032][    C0]  do_el0_svc+0x28/0x88
[  177.364033][    C0]  el0_svc+0x14/0x24
[  177.364035][    C0]  el0_sync_handler+0x88/0xec
[  177.364036][    C0]  el0_sync+0x1a8/0x1c0
[  177.365312][    C0] rockchip-thermal fec00000.tsadc: channal 0: temperature(35 C)

Fixes: 3435f139fd ("media: rockchip: vicap add shutdown function")
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: I58a76ac614c1a0ad13cf67a8001f6e9ee3d06fe8
 2022-04-13 10:31:19 +08:00
Tao Huang
445bc9a587 PM / devfreq: rockchip_dmc: use IS_REACHABLE instead of IS_ENABLED 
Fixes: 990b7b2229 ("PM / devfreq: rk3399_dmc: rename driver to 'rockchip_dmc'")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I75bdfa8cbb0e1625f696b694d64c49cee3f4dee0
 2022-04-12 20:06:37 +08:00
Tao Huang
c229bcb898 soc: rockchip: vendor storage: use IS_REACHABLE instead of IS_ENABLED 
Fixes: 78a35286b8 ("soc: rockchip: vendor storage: make modules support")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I4ac08b8d0da88587b3b77a731e3db5e313fdd41c
 2022-04-12 20:04:57 +08:00
Tao Huang
8bfe782d85 soc: rockchip: cpuinfo: use IS_REACHABLE instead of IS_ENABLED 
Fixes: 7bb3c2ecbd ("soc: rockchip: cpuinfo: Support building as module")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I7841dffd35b49571578dbfd8787741a2cd504bc5
 2022-04-12 20:03:17 +08:00
Tao Huang
b1e19569a7 drm/rockchip: drv: use IS_REACHABLE instead of IS_ENABLED 
Fixes: 4f8318d63e ("drm/rockchip: drv: add rockchip_drm_get_sub_dev_type")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I490168e9641a2cf6ddd78cdd9a83ac0a22bb0c58
 2022-04-12 20:01:22 +08:00
Tao Huang
0dfcc9620e drm/panel: simple: use IS_REACHABLE instead of IS_ENABLED 
Fixes: 697bbdf85b ("drm/panel: simple: Add support loader protect and power invert")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I60cec15818adc26f8c7dbb8867426fafddcd365a
 2022-04-12 19:58:02 +08:00
Damon Ding
6f897d3703 ARM: dts: rockchip: rv1106-evb: add cma node when using rgb/bt1120 to hdmi 
DRM needs to allocate framebuffer through cma.

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I45d4bc55339afccf116e371210c9d0e7f615d57a
 2022-04-12 19:52:57 +08:00
Jon Lin
b55ede58de mtd: spi-nor: puya: Add code 
Change-Id: Iff34f292ddc72234b0f1e4b92d38a1cd547387c5
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
 2022-04-12 19:50:15 +08:00
Tao Huang
f5958bcb54 phy: rockchip: csi2-dphy: select V4L2_FWNODE 
Fixes: d9b335b5d8 ("phy: rockchip: csi2-dphy: fix compile error")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I0263e26a410bc0186cc771d8fda8cfe90527511b
 2022-04-12 19:19:58 +08:00
Tao Huang
344e3a162c clk: rockchip: Remove __init from rockchip_clk_register_armclk() 
Fix build as module.

Fixes: 3151edc8a4 ("clk: rockchip: Avoid __clk_lookup() calls")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: Id4f153fbbb9459768acde2bab38ef0ba674748e1
 2022-04-12 19:19:58 +08:00
Jon Lin
a7b3870670 mtd: spi-nor: core: Change to use msleep for erase ops 
NOR flash erase takes more than tens of milliseconds, so msleep can
better avoid frequent IO waiting actions.

Change-Id: I0c10ddd33dd3d3d34b0fb5d662be67a4549d0da2
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
 2022-04-12 19:04:13 +08:00
Cai YiWei
0f77ce49ad media: rockchip: isp: procfs build with different isp version 
Change-Id: I50437fdf8dd18811f5487a87831c5d9827f9ceb4
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2022-04-12 19:01:17 +08:00
Damon Ding
fb7a4b25bf ARM: dts: rockchip: rv1106-evb: disable sdio when using rgb/bt1120 to hdmi 
The pins of sdmmc1 and lcd are multiplexed.

SDMMC1_D0_M0 - LCD_D9  - GPIO2_A1
SDMMC1_D1_M0 - LCD_D8  - GPIO2_A0
SDMMC1_D2_M0 - LCD_D13 - GPIO2_A5
SDMMC1_D3_M0 - LCD_D12 - GPIO2_A4
SDMMC1_CLK   - LCD_D10 - GPIO2_A2
SDMMC1_CMD   - LCD_D11 - GPIO2_A3

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: Ie90e8e41198f07d9c1eebe48655cf848304f3f45
 2022-04-12 19:00:08 +08:00
Tony Xie
23b11b63e9 firmware: rockchip_sip: support hdcp. 
Signed-off-by: Tony Xie <tony.xie@rock-chips.com>
Change-Id: I2a27208577202f4a40f2208723ee23d6dd192aaf
 2022-04-12 17:44:31 +08:00
Damon Ding
bc50dcd4a2 ARM: dts: rockchip: rv1106: modify the default drive strength of lcd pins 
According to the SI report, modify the drive strength
of lcd pins can improve the signal quality and alleviate
overshoot.

interface          clk          others
bt1120             8mA          6mA
bt656              6mA          4mA
rgb                10mA         8mA

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: Ia0e64fbb61d2159da2b12ef95ebf8c7d39e83abf
 2022-04-12 16:43:07 +08:00
Zefa Chen
6ec052094e media: i2c: sc500ai fixed vflip err 
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: I184fd7e06514cae76d02a1990086e98fcf3e9a33
 2022-04-12 16:31:19 +08:00
Tao Huang
fb89392690 ARM: rv1106_defconfig: Disable IOSCHED_BFQ and MQ_IOSCHED_KYBER 
before:
   text	   data	    bss	    dec	    hex	filename
2507629	1044400	  83100	3635129	 3777b9	vmlinux

after:
   text	   data	    bss	    dec	    hex	filename
2487549	1039912	  83596	3611057	 3719b1	vmlinux

Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: Iace1ecd3f7c26be3b0d7051a1f9929d1d032d3af
 2022-04-12 16:08:47 +08:00
Algea Cao
a3c954fda3 phy: rockchip-samsung-hdptx-hdmi: Don't get rate when dclk enable 
Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I2aaf01140c681b07823a90ff046fa55621dce181
 2022-04-12 15:24:21 +08:00
Zhang Yubing
530d2fa793 drm/rockchip: vop2: get hdmi phy clk rate rate before set 
hdmi phy clk rate may change by hdmi controller, while clk framework
don't know that, whick may set wrong dclk rate when use hdmi phy pll
as dclk parent. So It necessary to update the hdmi phy pll clk rate
before set a new clk rate.

Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I4ca6d5e34f0459ecbcfa894e9a136d05408160a0
 2022-04-12 15:24:21 +08:00
Cai YiWei
6a2cb4bacc media: common: videobuf2: fix heap alloc result check 
Change-Id: I85529c10e819fcdc026923bcfb3e6664cc12f6d2
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2022-04-12 14:10:02 +08:00
Algea Cao
1e2fd94076 drm/bridge: synopsys: dw-hdmi-qp: Add debugfs node 
Create two debugfs node to debug hdmi controller and status.

Use following command to debug:
Read hdmi controller register:
	cat /sys/kernel/debug/dw-hdmi/ctrl
Write hdmi controller register:
	echo <reg> <val> > /sys/kernel/debug/dw-hdmi/ctrl

<reg> and <val> is hexadecimal.

Dump hdmi status:
	cat /sys/kernel/debug/dw-hdmi/status

Dump results are as follows:

PHY: enabled                    Mode: HDMI
FRL Mode Pixel Clk: 1188000000Hz
Color Format: YUV420            Color Depth: 10 bit
Colorimetry: ITU.BT2020         EOTF: HLG
x0: 0                           y0: 0
x1: 0                           y1: 0
x2: 0                           y2: 0
white x: 0                      white y: 0
max lum: 0                      min lum: 0
max cll: 0                      max fall: 0

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I385a0871076dc88f007af25cc339e8be352b6772
 2022-04-12 14:09:04 +08:00
Finley Xiao
69b9adc8ad soc: rockchip: power-domain: fix panic when pd power on for rk3588 
rockchip-pm-domain fd8d8000.power-management:power-controller: failed to set domain 'isp1', target_on= 1, val=0
Kernel panic - not syncing: panic_on_set_domain set ...
CPU: 4 PID: 1 Comm: swapper/0 Not tainted 5.10.66 #1
Call trace:
 dump_backtrace+0x0/0x1b4
 show_stack+0x24/0x30
 dump_stack_lvl+0xc8/0xf8
 dump_stack+0x18/0x34
 panic+0x170/0x340
 rockchip_do_pmu_set_power_domain+0xc0/0xf0
 rockchip_pd_power+0x16c/0x1ec
 rockchip_pd_power_on+0x28/0x3c
 _genpd_power_on+0xbc/0x138
 genpd_power_on.part.0+0x54/0x140
 genpd_power_on+0x20/0x34
 __genpd_dev_pm_attach+0x1a0/0x1f4
 genpd_dev_pm_attach+0x6c/0x70
 dev_pm_domain_attach+0x24/0x40
 platform_drv_probe+0x48/0xb0
 really_probe+0x2cc/0x45c
 driver_probe_device+0x134/0x144
 device_driver_attach+0x50/0x7c
 __driver_attach+0x14c/0x150
 bus_for_each_dev+0x7c/0xc8
 driver_attach+0x30/0x3c
 bus_add_driver+0x1b4/0x1fc
 driver_register+0xc0/0xf8
 __platform_driver_register+0x58/0x64
 rk_iommu_init+0x28/0x34
 do_one_initcall+0xa0/0x1e8
 do_initcalls+0x140/0x144
 kernel_init_freeable+0x12c/0x1a0
 kernel_init+0x20/0x11c
 ret_from_fork+0x10/0x30

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I7252e474c1ae214e2cd79e9e72badb449ef3088b
 2022-04-12 10:48:43 +08:00
Tao Huang
d5bc992f3c ARM: rv1106_defconfig: Disable CONFIG_ARM_CPUIDLE 
rv1106 only support one idle state.

Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I9aded6fe22a139d41159bea59a5ca9636e7b003e
 2022-04-12 09:29:54 +08:00
Tao Huang
8639f37134 ARM: rockchip: support CPU config 
CACHE_L2X0/TWD/ARM_GLOBAL_TIMER are only available on Cortex-A9.
DW_APB_TIMER_OF only use on rk3066a.

Change-Id: Ied2f49b5d308e961ce5af72eb577aac23e3eb890
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
 2022-04-11 20:46:36 +08:00
Yandong Lin
5ead424137 video: rockchip: mpp: Fix av1d reset failed issue 
Signed-off-by: Yandong Lin <yandong.lin@rock-chips.com>
Change-Id: Icab414d04ae6e13c95e62d4c44a4ef50dc23d309
 2022-04-11 18:07:18 +08:00
Yandong Lin
cbfd698de1 video: rockchip: mpp: Improve the exit process of the av1 
Signed-off-by: Yandong Lin <yandong.lin@rock-chips.com>
Change-Id: Idbb73bf2b08dc879a7776180420060b9b740a31e
Signed-off-by: Simon Xue <xxm@rock-chips.com>
 2022-04-11 18:01:02 +08:00
Cai YiWei
554bc72503 media: rockchip: isp: fix init format for struct no clean 
Change-Id: I95d3ed7fdcab9347909d0c21bee6084a852ff878
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2022-04-11 17:46:01 +08:00
Sugar Zhang
e9f7fb01ed ARM: configs: rv1106-ipc: Disable CONFIG_DEBUG_FS 
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: I6c463e080ecfd43d5dac01317ceb8e5c4a357ebb
 2022-04-11 17:35:41 +08:00
Sugar Zhang
8176a3e43b ARM: configs: rv1106: Disable SUSPEND 
Before:
   text	   data	    bss	    dec	    hex	filename
2722849	1132060	  88232	3943141	 3c2ae5	vmlinux

After:
   text	   data	    bss	    dec	    hex	filename
2691259	1120796	  85232	3897287	 3b77c7	vmlinux

Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: Ifaff6a772e0b4891e6acb22a785da6881f6ec80d
 2022-04-11 17:35:13 +08:00
Liang Chen
1d32c1eda0 cpufreq: rockchip: ignore error of rockchip_set_opp_prop_name() 
Use default opp_prop_name if rockchip_set_opp_prop_name() failed.

Change-Id: If086d8beaab69e35657a9c8e9087a2e20eac67ab
Signed-off-by: Liang Chen <cl@rock-chips.com>
 2022-04-11 17:28:32 +08:00
William Wu
f1ac6da358 phy: rockchip: inno-usb2: tuning phy for rv1106 and rv1103 
This default usb2 phy configuration of rv1106 and rv1103
isn't the best for HS signal quality. We should tuning
phy to get better HS eye height and slew rate.

And this patch also decrease the Rx squelch trigger point
for better compatibility.

Change-Id: Ie0356ac8f1250a820eddc2076c7258c60c0f3910
Signed-off-by: William Wu <william.wu@rock-chips.com>
 2022-04-11 12:37:53 +08:00
Jon Lin
4ede567fb0 mtd: spi-nor: core: Info data line 
Change-Id: If3d05a695ef738438b905564a76af21f69ad7c94
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
 2022-04-11 11:05:55 +08:00
Cai YiWei
8713ec7589 media: rockchip: isp: fix rv1106 clk to 350 
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
Change-Id: Ic51964325ad49a746f358cab0da83966bb3896cb
 2022-04-11 08:51:10 +08:00
Tao Huang
b346fa7155 android: default disable ANDROID_STRUCT_PADDING if NO_GKI 
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: Ie80bff8b17fee0c574a69119e79a196754c044e8
 2022-04-11 08:50:12 +08:00
Qingqing Zhou
4a04b93fc7 UPSTREAM: ANDROID: Configure out the macros in android_kabi and android_vendor 
Add one CONFIG to control removing the macros or not. On some platform,
configureing out the macros removes the associated members from the
structs, this reduces the object size of the slabs related with the
structs, therefore reduces the total slab memory consumption of system.

Besides, this also reduces vmlinux size a bit, therefore the total
kernel memory size increses a bit.

The macros are ANDROID_KABI_RESERVE, ANDROID_VENDOR_DATA,
ANDROID_VENDOR_DATA_ARRAY, ANDROID_OEM_DATA, ANDROID_OEM_DATA_ARRAY.

Bug: 206561931
Change-Id: I0868d299ccce3c4b39f42af17916828500be6cc4
Signed-off-by: Qingqing Zhou <quic_qqzhou@quicinc.com>
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
(cherry picked from commit b7a6c15a6f)
 2022-04-11 08:50:12 +08:00
Liang Chen
fb16e65a3d cpufreq: dt-platdev: Add rv1103 project into blacklist 
Change-Id: I813b2cb95d908313281882e01784b53571b4394f
Signed-off-by: Liang Chen <cl@rock-chips.com>
 2022-04-09 15:56:08 +08:00
Yu Qiaowei
c5666b7c9e video: rockchip: rga3: Fix the physical contiguous memory can not get iova 
Signed-off-by: Yu Qiaowei <cerf.yu@rock-chips.com>
Change-Id: Iadf28d87e77bb29581420a18e2e4a688d8973c47
 2022-04-08 21:31:53 +08:00
Frank Wang
89826f50a8 usb: gadget: uac: add mute and volume uevent support 
Send uevent for application when mute or volume was changed.

Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Change-Id: I482ee595fae893c6ae7a0d040588fa9ffcbc5538
 2022-04-08 21:31:17 +08:00
Jon Lin
0e31ad550f UBI: Force write recheck 
At the moment of power lost, flash maybe work in a unkonw state,
and result in page write fail.

Using Reset IC 2.93v threshold to detect 3.3V IO can improve the
situation and revert this commit.

Change-Id: I0dbc4c971b4be13b0137269515a68e6593937087
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
 2022-04-08 21:31:02 +08:00