Files
kernel_common_drivers/include/dt-bindings/clock
Chuan Liu ee3ca92d7d clk: s6: Optimize clock driver [2/2]
PD#SWPL-158289

Problem:
1 The register corresponding to oscin was updated;
2 Put some of the key clocks into bl31 for processing.

Solution:
fixed

Verify:
pxp

Change-Id: Ie5ea8b6c507ce136ba397e8e54362b72f05cf45c
Signed-off-by: Chuan Liu <chuan.liu@amlogic.com>
2024-07-13 19:04:51 +08:00
..
2022-01-19 18:34:58 +08:00
2023-06-13 21:00:26 -07:00
2023-06-13 21:00:26 -07:00
2024-07-13 19:04:51 +08:00
2024-01-22 20:29:09 +08:00
2024-04-18 18:59:11 +08:00
2022-09-07 20:06:44 +08:00
2023-07-09 15:08:35 -07:00
2024-01-22 16:43:19 +08:00
2024-01-22 16:43:19 +08:00
2022-12-02 14:04:53 +08:00
2023-06-29 10:33:57 +08:00