shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: rk3576-vehicle-evb: edp-vp0 use vpll default

Browse Source 
Signed-off-by: Luo Wei <lw@rock-chips.com>
Change-Id: If69dd8af979156aeb6d1ca575592fcfbaab7cac8
This commit is contained in:
Luo Wei
2024-11-15 18:56:40 +08:00
committed by Luo wei
parent e9bbd6b68e
commit b16cbb21d7
2 changed files with 12 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
arch/arm64/boot/dts/rockchip/rk3576-vehicle-evb-v20-serdes-mfd-display-maxim.dtsi
View File

@@ -1696,9 +1696,14 @@
assigned-clock-rates = <1150000000>;
};
//edp
&vp0 {
assigned-clocks = <&cru DCLK_VP0_SRC>;
assigned-clock-parents = <&cru PLL_VPLL>;
};
//dsi
&vp1 {
assigned-clocks = <&cru DCLK_VP1_SRC>;
assigned-clock-parents = <&cru PLL_VPLL>;
};

7
arch/arm64/boot/dts/rockchip/rk3576-vehicle-serdes-mfd-display-maxim.dtsi
View File

@@ -1696,9 +1696,14 @@
assigned-clock-rates = <1150000000>;
};
//edp
&vp0 {
assigned-clocks = <&cru DCLK_VP0_SRC>;
assigned-clock-parents = <&cru PLL_VPLL>;
};
//dsi
&vp1 {
assigned-clocks = <&cru DCLK_VP1_SRC>;
assigned-clock-parents = <&cru PLL_VPLL>;
};