shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-07 11:26:02 +09:00
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: rockchip: Fix usb2phy clk for rk3568

Browse Source 
Fixes: 3fefaf4ac8 ("arm64: dts: rockchip: Add usb2 phy nodes for RK3568 Soc")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: Ib5603aa1c610e3aa9225c2733c48da8941baaf63
This commit is contained in:
Tao Huang
2020-10-30 20:03:12 +08:00
parent 041cc34247
commit f95633e02b
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm64/boot/dts/rockchip/rk3568.dtsi
View File

@@ -1830,7 +1830,7 @@
compatible = "rockchip,rk3568-usb2phy";
reg = <0x0 0xfe8a0000 0x0 0x10000>;
interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru CLK_USBPHY0_REF>;
clocks = <&pmucru CLK_USBPHY0_REF>;
clock-names = "phyclk";
#clock-cells = <0>;
clock-output-names = "usb480m_phy";
@@ -1852,7 +1852,7 @@
compatible = "rockchip,rk3568-usb2phy";
reg = <0x0 0xfe8b0000 0x0 0x10000>;
interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cru CLK_USBPHY1_REF>;
clocks = <&pmucru CLK_USBPHY1_REF>;
clock-names = "phyclk";
rockchip,usbgrf = <&usb2phy1_grf>;
status = "disabled";