shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-08 11:50:43 +09:00
Code Issues Packages Projects Releases Wiki Activity
853,847 Commits 55 Branches 2,486 Tags
2d4ef59a0bb71faf9efe4a92a61ba0654178e3dd
Commit Graph

853847 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Finley Xiao
2d4ef59a0b clk: rockchip: rv1126: Fix ispp and core gate 
Change-Id: Iac2b70dd05b2ead291179b0eb3d7e5575cf281c9
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:15 +08:00
Jianqun Xu
462ccff144 ARM: dts: rockchip: rv1126-iotest remove rk809_codec 
Change-Id: Iabf3deeb283295ad51d08eea46263e0562d6a231
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
 2020-05-25 18:20:15 +08:00
Nickey Yang
17053c4497 ARM: dts: rv11xx-evb-v10: set dovdd boot on 
Some boards can't get the camera sensor ID at one time,
So temporarily set dovdd boot-on to work around.

Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: I5a1aee1f930ed82dab221c71756b74fd032368e1
 2020-05-25 18:20:15 +08:00
Sandy Huang
bb844fbe11 drm/rockchip: vop: rv1126: add bt1120 and grf register define 
Change-Id: I46c2215b02835484d035cd6aa53ebc41f951e3ed
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
 2020-05-25 18:20:15 +08:00
David Wu
35be3b7ad9 ARM: dts: rv11xx-evb-v10: Add phy clock to be enabled 
Change-Id: Ia341cb5e48575731ed895d5813addd8cd4efa453
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:15 +08:00
Tao Huang
e57281e1f3 ARM: dts: rockchip: Enable ramoops for rv1126-sphericalipc-ddr3-v10 
Change-Id: I25382eada91ef5d38ef695d25a042bdf814d4928
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
 2020-05-25 18:20:15 +08:00
Tao Huang
c07164d807 ARM: dts: rochchip: Enable ramoops for rv1126-ipc2-ddr3-v10 
Change-Id: I2697ee89e5738b992d7e3fd62ddc0d943b302be8
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
 2020-05-25 18:20:15 +08:00
Tao Huang
448a2e0909 ARM: dts: rockchip: Enable ramoops for rv11xx-evb-v10 
Change-Id: I9b1df7a08219511257572ce6b39dd29eb2786cd3
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
 2020-05-25 18:20:14 +08:00
Huibin Hong
52d1f34695 ARM: dts: rockchip: Add ramoops for rv1126 
Default reserved at 128MB.

Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
Change-Id: I028718705f15bfce9472606d5f526a8c68a36a95
 2020-05-25 18:20:14 +08:00
Finley Xiao
d06da9403d clk: rockchip: rv1126: Add pll clocks to critical 
As the all parent of free mux should be enabled when set rate, and the
clk framework does not support to enable all parent of mux with more then
two parent.

Change-Id: Iee6741f2829d47ddaba05438774051691318c7b9
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:14 +08:00
Nickey Yang
ba071428b2 ARM: dts: rockchip: add rv1126 sphericalipc ddr3 v10 board 
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: Ie48edf56673033f63b3b1ffd4eaea41d35183b2c
 2020-05-25 18:20:14 +08:00
Finley Xiao
1c71f34f9d ARM: dts: rockchip: Change HPLL to 1400MHz for rv1126 
As hpll 1400Mhz can supply 700MHz some modules.

Change-Id: Ida70217197c0ac4c5d7df72f2fc21683681927f6
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:14 +08:00
Finley Xiao
3298bf216f clk: rockchip: rv1126: Add 1400MHz for hpll 
Change-Id: Iea28ad8cd9741368281e6d84936d3520b06aa004
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:14 +08:00
Finley Xiao
07dd39cd7f clk: rockchip: rv1126: Fix clk_npu gate 
Change-Id: I3e18abcc7a4e121093f16634f6926b12896f0205
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:14 +08:00
Cai YiWei
ed9580beef media: rockchip: isp: fix dmatx iommu write failed 
If dmatx no stop, but buffer release will iommu write failed.
Waiting for dmatx stopped when hdr read back by user mode.

Change-Id: I8f9eaa386e0bcd1f01e2bf7457fe1b3b22041bbc
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2020-05-25 18:20:14 +08:00
David Wu
38e968cb39 ARM: dts: rv1126: Change CPLL to 500M 
Change-Id: I756d8d793d486d01b5828ace813d8eeffe0bff10
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:13 +08:00
Finley Xiao
3486385efc clk: rockchip: rv1126: Add vdec and jpeg niu clocks to critical 
Change-Id: I782ef2632d543441fa4b61a27ce57a6782ccda13
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:13 +08:00
Nickey Yang
6dc7ea13cc ARM: dts: rv1126-ipc2: add RTL8201F support 
RTL8201F ethernet working in RMII mode.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: I15e47711d84f86826aebe1068a340bf293d76569
 2020-05-25 18:20:13 +08:00
David Wu
502a99bcbf ARM: dts: rv11xx-evb-v10: Add 25M out for phy_clk and 125M out for tx_clk mode 
Change-Id: Ia78847a30bab74278eaa47f34ed4ce6dd13e4433
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:13 +08:00
David Wu
5181ea9b95 ARM: dts: rv1126: It is better to define speed clock with CLK_GMAC_TX_RX 
The advantage of this is that there is no need to change the dtsi,
when changing the rgmii and rmii modes, and can go to the parent
of assign CLK_GMAC_TX_RX externally.

Change-Id: I58fa5fa3b0a59be10105e0825f6e6c6b3ebbd7d0
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:13 +08:00
David Wu
36d08472e9 ARM: dts: rv11xx-evb-v10: Fix the phy rst pin 
Hardware check againt, changed to gpio3a0.

Change-Id: Ib834791ed02413e2bfca2a6b435a9c75404ff8f4
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:13 +08:00
Lin Jinhan
bc114907dc ARM: dts: rv1126: add rng node 
Change-Id: I8d0ebfcca56683ec457bfbb88c6dd56ebe2b4b02
Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Elaine Zhang
e03af2874d net: can: rockchip: fix up the bittiming set error 
Change-Id: I31d6316f63b73b917e32fcf46543d5f6f4f369d4
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Finley Xiao
20df17480c clk: rockchip: rv1126: Use MUXTBL to cover Mux priorities for gmac 
Change-Id: I33fc4d3fbbd3f02b8341ae80b75887bd720f18f8
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Sugar Zhang
3ae260ba9b ARM: dts: rv1126-pinctrl: Fix iomux for acodec_adc_clk 
Change-Id: I294050ddc366345ea1adb4651fcf2db66b849004
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Finley Xiao
f937427958 clk: rockchip: rv1126: Fix usb480m mode shift 
Change-Id: Id68809e3940ece4ab1bdc57b0326f0fa6524a06b
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Finley Xiao
671169a5ed clk: rockchip: rv1126: Modify clocks according to new architecture diagram 
Change-Id: I5bd4a105525e0e2693e55922ec7e4575e7349d72
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Tao Huang
a0c9a3790e ARM: dts: rockchip: Add rktimer for rv1126 
Change-Id: I996ce360100ae23d265004713f7e4ed5dd745b66
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
 2020-05-25 18:20:12 +08:00
Hu Kejun
97ceacbe20 media: rockchip: isp: report 3A stats only one time in a frame 
Camerahal cannot accept too many stats report in one frame now,
so report 3A stats only one time in a frame

Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
Change-Id: I69dd96c08b60900c4b7549d47f7689534f25057d
 2020-05-25 18:20:11 +08:00
Cai YiWei
08e812ab4e media: rockchip: using dma buf to transfer data between isp and ispp 
Image from isp to ispp need share memory, using dma buf to do this.

Change-Id: I4acdbc1bd1c600d46230c8cecce6ea3d5d2bce3e
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2020-05-25 18:20:11 +08:00
Cai YiWei
cdb886a694 media: i2c: ov4689: fix exposure err 
Change-Id: I134c067e81236a4cf935b78c3fcae9554945ac69
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
 2020-05-25 18:20:11 +08:00
Elaine Zhang
b7bf2646db ARM: dts: rv1126: add thermal_zone for tsadc 
add grf for tsadc node.
modify the tsadc init clk rate.
add thermal_zone node.

Change-Id: I96591dc0dcaadbb96dc08135d63207c2ca0371db
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
 2020-05-25 18:20:11 +08:00
Elon Zhang
96a9ae9613 ARM: dts: rockchip: rv11xx-evb-v10: add optee node 
Optee node is default disabled. If you need to run
trusted application, this node should be set as okay.

Signed-off-by: Elon Zhang <zhangzj@rock-chips.com>
Change-Id: I0ec40d3f6bdcdad42565c72a17d7cbb9c30ec555
 2020-05-25 18:20:11 +08:00
David Wu
fadd75734b ARM: dts: rv11xx-evb-v10: Fix the phy rst pin 
The gpio2c0 can't control, changed to gpio2b1.

Change-Id: I7b414d8c22147e3989a8d362eae98cae1bf0310b
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:11 +08:00
David Wu
ac95978609 ARM: dts: rv11xx-evb-v10: Fix the gmac clock and delayline 
Best clock is using 25M for phy, and controller provide
50M fot tx clk, which can save a crystal and io.

Change-Id: I999b125bb1b03e6c04378ef8e5176a396cc85afc
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:11 +08:00
David Wu
47d75ec8c4 ARM: dts: rv1126: Fix the gmac pin definition 
Change-Id: If868ac5f6b6c3c73021b4ba90ac80f710c832b22
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:11 +08:00
David Wu
49cb09014b ARM: dts: rv1126: Add m0 and m1 external gmac clock 
Change-Id: I99eeb98bdf8f911034629db49587e9db66ed2fca
Signed-off-by: David Wu <david.wu@rock-chips.com>
 2020-05-25 18:20:11 +08:00
Elon Zhang
1b7a728223 ARM: dts: rockchip: rv1126: add firmware and optee node 
Add optee node to supply OP-TEE required properties.
/optee node is supposed to be below /firmware node.

Signed-off-by: Elon Zhang <zhangzj@rock-chips.com>
Change-Id: I9fb9aaa90b30558bdf02302b3252962c1c9da329
 2020-05-25 18:20:11 +08:00
Hu Kejun
96d3682cb4 media: rockchip: isp: enable clock on when open param/stats/luma node 
Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
Change-Id: I700a355237b226d77aaac928ec2824005409c7af
 2020-05-25 18:20:11 +08:00
Hu Kejun
261e809617 media: rockchip: ispp: fix system dead when access param/stats node without open stream 
Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
Change-Id: I12b3ba20c3b65c43ff4975a0603b70088ffcfbb2
 2020-05-25 18:20:10 +08:00
Nickey Yang
3051dabb08 ARM: dts: rockchip: add rv1126 ipc2 ddr3 v10 board dts 
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: I9e86fe11edc500942b6d1501f32c092b5a90ecd1
 2020-05-25 18:20:10 +08:00
Yifeng Zhao
90676564d0 ARM: dts: rockchip: rv11xx-evb-v10: add nand child device node 
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I9383163e069ffba6d1ac5546b7a384bf01be10aa
 2020-05-25 18:20:10 +08:00
Yifeng Zhao
6b5916be89 ARM: dts: rockchip: rv1126: nand add pinctrl and fix reg address 
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I3a24f47bf92b05790e118908b63e3782bf7ef951
 2020-05-25 18:20:10 +08:00
Finley Xiao
e90dc73a63 clk: rockchip: rv1126: Remove npu from APLL 
Change-Id: Id41edcd0fda1f533bd7f706c4a016d289b5f14b6
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:10 +08:00
Finley Xiao
06488ce217 clk: rockchip: rv1126: Rename i2s clocks 
Change-Id: I20693ef5b39f6f944a560d0526c6a4ff204dd506
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:10 +08:00
Jianqun Xu
8fb4ad773e ARM: dts: rv1126 iotest board add usb node 
support adb

Change-Id: Ibdfac1e305e60f4633fba30e2e8edda4d1401f4c
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
 2020-05-25 18:20:10 +08:00
Finley Xiao
06ba74ca82 ARM: dts: rockchip: rv1126: Add opp table for npu 
Change-Id: I9683969e613c9ae60454c57118c11063c7e255c9
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
 2020-05-25 18:20:10 +08:00
Herman Chen
eebe97411e ARM: dts: rockchip: rv11xx-evb-v10: enable rkvdec and vpu 
Signed-off-by: Ding Wei <leo.ding@rock-chips.com>
Signed-off-by: Herman Chen <herman.chen@rock-chips.com>
Change-Id: I0a8f55760d12bc893f612bff72a4f50d280dcc85
 2020-05-25 18:20:10 +08:00
Herman Chen
45b0e2be94 ARM: dts: rockchip: rv1126: add rkvdec, vepu, vdpu 
Signed-off-by: Ding Wei <leo.ding@rock-chips.com>
Signed-off-by: Herman Chen <herman.chen@rock-chips.com>
Change-Id: I9bc8c2fddfbbe925a199a0ff1d69f7a07834795e
 2020-05-25 18:20:09 +08:00
Shawn Lin
71a42f9f96 ARM: dts: rv11xx-evb-v10: Drop clock limitation for sdmmc 
With drive strength issue solved, now sdmmc could reliably
work as expected in UHS-I mode with 200MHz bus clock.

Change-Id: Ie756b92c207875a397337a1ff2f598284e860650
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
 2020-05-25 18:20:09 +08:00