Commit Graph

1072079 Commits

Author SHA1 Message Date
Tao Huang
00a0a68f4e MALI: midgard: Fix compile warning when !CONFIG_DEBUG_FS
In file included from drivers/gpu/arm/midgard/backend/gpu/mali_kbase_mmu_hw_direct.c:22:
 drivers/gpu/arm/midgard/mali_kbase.h:600:9: warning: 'kbase_io_history_term' macro redefined [-Wmacro-redefined]
 #define kbase_io_history_term CSTD_NOP
         ^
 drivers/gpu/arm/midgard/rename.h:139:9: note: previous definition is here
 #define kbase_io_history_term midgard_kbase_io_history_term
         ^

In file included from drivers/gpu/arm/midgard/mali_kbase_core_linux.c:42:
 drivers/gpu/arm/midgard/mali_kbase_regs_history_debugfs.h:46:9: warning: 'kbasep_regs_history_debugfs_init' macro redefined [-Wmacro-redefined]
 #define kbasep_regs_history_debugfs_init CSTD_NOP
         ^
 drivers/gpu/arm/midgard/rename.h:326:9: note: previous definition is here
 #define kbasep_regs_history_debugfs_init midgard_kbasep_regs_history_debugfs_init
         ^

Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I8de63444cdb8d5cf265f3d6a80ab0ad69bec3754
2022-07-26 14:49:34 +08:00
Cai YiWei
c6bee6d5ef media: rockchip: isp: fix error of lsc repeat switch
Change-Id: I8b7948ad784c34d05a2495f9dde535cb4a265d7f
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
2022-07-26 14:32:38 +08:00
Guochun Huang
f98f2ffc40 drm/rockchip: dsi2: enable soft_te, when use gpio irq to triggle new fs
Change-Id: I08c2e945c3d974194e72a2743e9f5d80f4a3e09c
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
2022-07-26 10:48:45 +08:00
Sandy Huang
c07f31cc8c drm/rockchip: vop2: add support soft te for mipi cmd mode
some product will use gpio to instead of TE, so we add soft TE for all vp.

Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: Idb2d8b6a63c17308519761ae986f853b2baf0bc4
2022-07-26 10:48:45 +08:00
Zefa Chen
7a37d65939 media: i2c: gc2093 fixed error when quick stream
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: I4f360fabb877c059b416e7761d2025cf2d03ece8
2022-07-26 09:35:52 +08:00
Sugar Zhang
efc8faa7b3 ASoC: rockchip: i2s-tdm; Fix frame sync duty cycle
There maybe a risk that FRAME sync is not 50% duty cycle
on TRCM mode, which will cause sound noise.

This patch wraps XFER-start with reset to fix this issue.

- Hold reset
- Enable XFER
- Release reset

e.g. RK3308

Enable TRCM:

  &i2s_8ch_0 {
      assigned-clocks = <&cru SCLK_I2S0_8CH_RX>;
      assigned-clock-parents = <&cru SCLK_I2S0_8CH_TX_MUX>;
      rockchip,clk-trcm = <1>;
  }

StressTest:

  /#!/bin/sh

  count=0

  while true
  do
      yes `echo -en "\x11\x11\x22\x22"` | tr -d '\n' | \
      aplay -D hw:1,0 --period-size=1024 --buffer-size=4096 -r 192000 -c 2 -f s16_le &>/dev/null &
      sleep 2
      rxd=`io -4 0xff300028 | awk '{print $2}'`
      echo "[$count]: $rxd"
      if [ "$rxd" != "22221111" ]; then
          echo "FAIL: mismatch: $rxd, expected: 22221111"
          break
      fi
      count=$((count + 1))
      killall aplay
      sleep 1
  done

Result:

Before:

[35]: 22221111
[36]: 22221111
[37]: 11110888
FAIL: mismatch: 11110888, expected: 22221111

[253]: 22221111
[254]: 22221111
[255]: 11110888
FAIL: mismatch: 11110888, expected: 22221111

[319]: 22221111
[320]: 22221111
[321]: 11110888
FAIL: mismatch: 11110888, expected: 22221111

After this patch:

PASS on 100000+ loop count.

[ 99998]: 22221111
[ 99999]: 22221111
[100000]: 22221111
[100001]: 22221111
...

Change-Id: I77931c529acb43ef0bf7468e2c74ac9ff419218e
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
2022-07-25 20:35:40 +08:00
Zhang Yubing
4ea755ab3b arm64: dts: rockchip: rk3588: add hdcp node
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I5617e5b089f6b27d30fab07ae6f2aaba168c6967
2022-07-25 20:14:16 +08:00
Zhang Yubing
39148dad2a firmware: rockchip_sip: support hdcp controller load key
Providing a interface for hdcp controller to load key.

Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I205c54e2ce1abc394761fc49724b76b25b2947bf
2022-07-25 20:13:56 +08:00
Chuanhu Sun
8d772bd5d5 media: rockchip: isp: fix bug the second frame pts is 0
Signed-off-by: Chuanhu Sun <aaron.sun@rock-chips.com>
Change-Id: Iac44e25668ac96069039208e4376ccb3e7e0a17d
2022-07-25 20:05:29 +08:00
Cai YiWei
ff6946b2c1 media: rockchip: isp: match stream info for fast output
Change-Id: I62029e1f98eb826ee9754ff7efa294fea5a11e7f
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
2022-07-25 20:04:58 +08:00
Luo Wei
252cfbbe57 arm64: dts: rockchip: rk3588-vehicle-evb: include rk3588m.dtsi
Change-Id: I53296521393a533f8d3495dc37ad189f5460c3af
Signed-off-by: Luo Wei <lw@rock-chips.com>
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
2022-07-25 17:35:13 +08:00
Shawn Lin
1f0f2da03c PCI: rockchip: rename PCIE_ATU_REGION_INDEX1 to DWC_ATU_REGION_INDEX1
In order to make GKI work.

Fixes: 365ee62df1 ("PCI: rockchip: Add ACPI support")
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Change-Id: I46a696b5e69c858d660eab975bd24431f149c303
2022-07-25 15:36:04 +08:00
Weiwen Chen
240dc3aac0 ARM: dts: rockchip: rv1103g-battery-ipc-v10: enable pwm10 and pwm11
Signed-off-by: Weiwen Chen <cww@rock-chips.com>
Change-Id: I3c33094bd5ca475ee6b4abd437640c8d59d2a574
2022-07-25 14:58:33 +08:00
Liang Chen
57b2d32f2c arm64: dts: rockchip: px30/rk3326: add some dtb into Makefile
Change-Id: Ia9ec9980c50106aa91b50345f1eae598c03b87bc
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-25 14:56:40 +08:00
Liang Chen
e4ccb02ae8 arm64: dts: rockchip: px30: add alias for tsadc-otp-pin
Many dts use the name "tsadc_otp_gpio".

Change-Id: I2e9cfc0d213a2e38cf6a116ac6473da845a186c0
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-25 14:54:16 +08:00
Liang Chen
cb57dca906 arm64: dts: rockchip: px30-evb-ddr4-v10: use px30-evb-ddr3-v10.dtsi as common config
Change-Id: Ia230a5cdb8487d4fdb4f415dfd6dc1d7c09a492d
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-25 14:54:16 +08:00
Jianqun Xu
b8105eeb84 drm/rockchip: gem: partial sync use sg_phys instead of sg_dma_address
The sg_phys() always return the physical address of a scattergather, but
the sg_dma_address() return the iova address, for a device without iommu
that is a bad address.

Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
Change-Id: I83641c6af324bbaca3d27ea14de41cfca729e258
2022-07-25 14:48:59 +08:00
Tao Huang
e9753da75a rk: clang-wrapper.py: ignore tcpci.h:195
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I11883190ba049ea61e70e89f7301f273934e9b13
2022-07-25 14:31:20 +08:00
Tao Huang
78a3c0db57 dma-buf: cma_heap: Fix compile warning when !CONFIG_NO_GKI
drivers/dma-buf/heaps/cma_heap.c:444:12: warning: unused function 'cma_heap_get_phys'

Fixes: 61a32e157e ("dma-buf: dma-heap: heap ops supports get_phys")
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I206b96d402e89d2b89bdb6e4701150032647a219
2022-07-25 14:19:04 +08:00
Guochun Huang
3611136b7f drm/bridge: maxim-max96755f: Add lock irq handler
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
Change-Id: Ieebaeadf9b051963dcba4a589a983e6188ef285d
2022-07-25 10:27:30 +08:00
Wyon Bi
69882bde7f mfd: max96752f: Add support for enable GPIO
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: I6fc6933f037d7f8cc53e3c8c49233a14c9301a1f
2022-07-25 10:27:30 +08:00
Wyon Bi
9a01bbc010 drm/bridge: maxim-max96745: Add extcon support
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: I3efe31517b2da16531b4afa7884247d6ce54504e
2022-07-25 10:27:30 +08:00
Wyon Bi
d9a61536e3 drm/bridge: maxim-max96745: Add lock irq handler
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
Change-Id: Id359495f13ccc7fda85ed7777cb72933433bda20
2022-07-25 10:27:30 +08:00
Elaine Zhang
22cb9658be clk: rockchip: px30: mark clk_rtc32k_pmu as critical
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Change-Id: I6f85ebd3bea1918b6938276295780f41a4ac197e
2022-07-25 09:09:07 +08:00
Cai YiWei
a7ac5bd0e0 media: rockchip: isp: frame end config params_v32 for fast output
Change-Id: I89c399fd2ac6c49cf4bd7265d573eca1f67b5625
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
2022-07-22 18:04:47 +08:00
Liang Chen
cb3920f27c arm64: dts: rockchip: rk3568: add opp-table for rkvdec
Change-Id: I354bb8fec302690c650522e6d88375a90e5ef606
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-22 17:39:41 +08:00
Tao Huang
9632355181 arm64: dts: rockchip: rk3568-iotest-ddr3-v10-linux: remove vdec-supply
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I62dc071aa4a51dcf60390e88fca0eedbc39a5a3c
2022-07-22 17:39:35 +08:00
Jianwei Zheng
711167d7b0 phy: rockchip: inno-usb2: support rk3326s and px30s tuning
Tuing pre-emphasis and turn off differential receiver in suspend mode
for rk3326s and px30s SoCs.

Fix some pc can not recognize the device when using 5m cable, so tuning
usb phy squelch trigger point configure to 100mv for px30s.

Signed-off-by: Jianwei Zheng <jianwei.zheng@rock-chips.com>
Change-Id: Ida216e8951c1f1dad19fa3ff4c31ede6a53b3458
2022-07-22 17:37:15 +08:00
Liang Chen
41f9bdf3cf soc: rockchip: power-domain: keep pd_gpu always on for px30s
Change-Id: Ieb81bdd80aaabb24d490c13be147cb3e1a1417dd
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-22 17:29:16 +08:00
Lin Jianhua
a4b711c431 arm64: dts: rockchip: rk3326-evb-lp3-v10-linux: update panel&ov5695 config
Signed-off-by: Lin Jianhua <linjh@rock-chips.com>
Change-Id: I570e64c3fa39c9997c76c0f659546dd08f56d5d9
2022-07-22 17:27:06 +08:00
David Wu
ac1e59c0c7 arm64: dts: rockchip: Fix rmii clock mode for px30-evb-ddr3-v10
Signed-off-by: David Wu <david.wu@rock-chips.com>
Change-Id: Ie5c07e88c989ed95ebea6882b6a11c13563877b0
2022-07-22 17:26:49 +08:00
Binyuan Lan
c36c33522e arm64: dts: rockchip: px30-evb-ddr3-v10: update panel/headset/bluetooth config
Signed-off-by: Binyuan Lan <lby@rock-chips.com>
Change-Id: I4861887268ca77eeb1856cebd804a170af6ef602
2022-07-22 17:26:35 +08:00
Liang Chen
f899544509 arm64: dts: rockchip: adjust regulator-min-microvolt of arm/logic for px30/rk3326 boards
From 0.95v to 0.85v.

Change-Id: Iaeaf795e112965069a8a78ba09043e5a9a832ace
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-22 17:26:21 +08:00
Liang Chen
54152d59c5 arm64: configs: px30-linux: enable ARM_SCMI_PROTOCOL and CLK_SCMI
Change-Id: I81ccfc295bb781e383a3815e1d5e23a9aad55b35
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-22 17:19:46 +08:00
Zefa Chen
0a724e69eb phy: rockchip: mipi-rx: support rk3326s mipi dphy rx
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: Ideca40caec6c7780fcc18058ea428605361c5b07
2022-07-22 17:16:29 +08:00
Jianqun Xu
7790177484 power/avs: rockchip-io-domain: px30s not support pmuio1 1v8 mode
Change-Id: I6e9a4d189788d4c0f8f900adf14bbcd4af44fb8c
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
2022-07-22 17:02:55 +08:00
Elaine Zhang
3724dcef5f clk: rockchip: px30: support px30s
Change-Id: Id86199e066e254279d59a76aaed02f657b40e0c7
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
2022-07-22 17:02:55 +08:00
Shawn Lin
365ee62df1 PCI: rockchip: Add ACPI support
Native APCI support for PCIe need firmware to initialize HW and provide
ECAM vectors via Mcfg and _CRS tables via root port descriptors. We
implement UEFI as firmware to cover HW part, so this driver must be used
under UEFI environment.

DW IP isn't ECAM compatible so we provide RKCP0001 as HID to workaround
ECAM scan, so that we can get DBI(_CRS) and Cfg space(_CBA) from ACPI.
Cfg space should be different from  Mcfg table for mapping.

rk_pcie_ecam_ops is registered as quriks for accessing different cfg space
in ACPI pcie lib.

Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Change-Id: I6a34768add6fd7030a187269955bcd6ed764c9e8
2022-07-22 16:14:12 +08:00
Finley Xiao
a61b80cc7d arm64: dts: rockchip: Add opp table for rk3588m
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I115741fd45d22dcf6d844d3ccfced18ed4a7c6dc
2022-07-22 15:21:04 +08:00
Finley Xiao
4bb7f23f4a cpufreq: rockchip: Implement rk3588_get_soc_info()
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I3b8972b88917b15bd24b0d79bf28c03b796a32dc
2022-07-22 15:21:04 +08:00
Tao Huang
26fdfc8a3d fiq_debugger: Do not call get_irq_regs() when !CONFIG_NO_GKI
__irq_regs is missing from symbol list.

Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: Ie16ac110fda0e223b98bd35c96e561644798ef73
2022-07-22 15:04:38 +08:00
Cai YiWei
90d1fa66e9 media: rockchip: isp: remove isp1x compatible
Change-Id: I07b4302a473685c12b809c1020504d2919725baf
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
2022-07-21 20:10:23 +08:00
Felix Zeng
b2f51e925e arm64: mm: Export __dma_map_area/__dma_unmap_area to support sram cache invalid/clean
Signed-off-by: Felix Zeng <felix.zeng@rock-chips.com>
Change-Id: Iaffc599649e98112ea4561e14e8af9be4f86b6dc
2022-07-21 19:30:45 +08:00
Damon Ding
b93ccf0a10 drm/rockchip: vop: win may not support color_key
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I05571f7a8d204b79d3724f45717446010cc38c5e
2022-07-21 19:04:31 +08:00
Damon Ding
6616f0235c drm/rockchip: vop: add win2 color_key support for px30
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I8204f52275179d8d65102c8fd71f214e9449ea5a
2022-07-21 19:04:20 +08:00
Damon Ding
12138210a5 arm64: dts: rockchip: px30: fix vopb/vopl node
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I536aad673dceb29316402cbbd7410474f16913ee
2022-07-21 19:01:41 +08:00
Liang Chen
5239012921 arm64: dts: rockchip: px30: add uart1_rts_gpio config for pinctrl
Change-Id: I67c682d1152d13b95c779bd98e8fe6fd8e212948
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-21 18:58:49 +08:00
Liang Chen
3fcb37924d arm64: dts: rockchip: rk3326-evb-lp3-v10: correct pinctrl-0 for tsadc
The pinctrl-0 label of tsadc is modify by the follow commit:

    2bc65fef4f arm64: dts: rockchip: rename label and nodename pinctrl subnodes that end with gpio

Change-Id: I597b49b976824b23b65b41ea6c77f2a6bd653e98
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-21 18:56:53 +08:00
Liang Chen
1b8f6f73c1 arm64: dts: rockchip: rk3326: update config from kernel 4.19
Change-Id: I613155e4fb6ba820dd927d6f921996441e273a0a
Signed-off-by: Liang Chen <cl@rock-chips.com>
2022-07-21 18:41:33 +08:00
Guochun Huang
5e39108372 arm64: dts: rockchip: px30: add rgb node
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
Change-Id: I5a3f4a63279412a5f23588d8a057726caf3ccb6e
2022-07-21 18:36:48 +08:00