shinys000114/linux
1
0
Fork 0
mirror of https://github.com/hardkernel/linux.git synced 2026-06-06 19:08:57 +09:00
Code Issues Packages Projects Releases Wiki Activity
1,073,537 Commits 55 Branches 2,486 Tags
49979286c471ed15fbdb237862dfa326fd005cc4
Commit Graph

1073537 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Zain Wang
49979286c4 arm64: configs: rockchip_linux_defconfig: enable CONFIG_CPU_RK3562 
Signed-off-by: Zain Wang <wzz@rock-chips.com>
Change-Id: I226a1d123d550c95c414c7fa1b84480ccfa8644f
 2023-02-06 11:32:25 +08:00
Nickey Yang
c67c8fc5b3 crypto: rockchip: Kconfig: select crypto v3 if RK3562 
Change-Id: I3d22fa8a12d77c77b32f65e249300817d4fc862b
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
 2023-02-06 11:28:26 +08:00
Jon Lin
7bb1ff6ff3 mtd: spi-nor: gigadevice: Support New devices 
gd55b01ge

Change-Id: I3e7242fcb4433bcfd0ed6769ad939dda6078fe8f
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
 2023-02-06 09:09:14 +08:00
Jianqun Xu
0a6fcdbf81 media: i2c: fix compile error when CONFIG_PM is not set 
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Change-Id: I3a9d18629c20f543b2d992d9afe62d4b1b721dae
 2023-02-03 18:31:44 +08:00
Jianqun Xu
a8c4dcb234 phy: rockchip: mipi-rx: fix compile error when CONFIG_PM is not set 
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
Change-Id: Ieb9df05a2c71c090de9ebec2d40678dd79630f55
 2023-02-03 17:40:50 +08:00
Finley Xiao
49aa54ec05 MALI: bifrost: Fix building error when disable CONFIG_MALI_BIFROST_DEVFREQ 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I523b4f8e547c49e2e262fe29c7252888e0694a6c
 2023-02-03 16:35:31 +08:00
Damon Ding
66833cf69c arm64: dts: rockchip: rk3562-evb: add mcu display board 
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I294420987ceddeb6f25acbb243330842ed5b3121
 2023-02-03 15:53:57 +08:00
Damon Ding
35c61f3827 arm64: dts: rockchip: rk3562: move rgb node to ioc_grf node 
In addition, add label vp0/vp1.

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I208e47f48c35cd615dbff0d34cd5ddd8202a89b4
 2023-02-03 15:53:24 +08:00
Damon Ding
20b6c50cc3 arm64: dts: rockchip: rk3562: set driver strength of rgb pins to level2 
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I3710d3529d5263e4b0646fa4ee4af5312951aae4
 2023-02-03 15:53:24 +08:00
Sandy Huang
8815d92a81 drm/rockchip: vop2: add support output width and dclk prop 
userspace can check the crtc capability according the following conditions:

1. drmModeModeInfo.hdisplay <= OUTPUT_WIDTH
2. drmModeModeInfo.htotal * drmModeModeInfo.vtotal * drmModeModeInfo.vrefresh <= OUTPUT_DCLK

Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: Iaa8f5b324ddecb046918c81b6e569d469f543f72
 2023-02-03 14:34:54 +08:00
Nickey Yang
6e6b592df0 drm/rockchip: vop2: just init extend clk on rk3588 
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: Id206084a9b26a312aa65f4c60f2ce30e5741575c
 2023-02-03 14:31:59 +08:00
Damon Ding
6a240f0974 drm/rockchip: vop3: add bt1120/bt656 support for rk3562 
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: I61ff4d3398b20697e461aca6961992703b40d8db
 2023-02-03 10:53:30 +08:00
Nickey Yang
889250e449 drm/rockchip: Kconfig: select vop2 if RK3528 or RK3562 
Change-Id: I55168a6a9e635bdbb8005331fc05a3266be0e968
Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
 2023-02-03 09:56:17 +08:00
Yifeng Zhao
e7394324b8 mmc: sdhci-of-dwcmshc: add config for rk3562 
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I5b15d23c3e02d1f172623cb03e61bc0d1561c544
 2023-02-02 19:02:08 +08:00
Zefa Chen
6d31ebb3ec phy: rockchip: csi2-dphy: support rk3562 
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: I938047b37e2feba021a19f953f859679468fee1a
 2023-02-02 19:02:08 +08:00
Zefa Chen
25fad519b3 media: rockchip: vicap support rk3562 
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Change-Id: I47d5bba77b694f9135ff9a71e80a00030d631e23
 2023-02-02 19:02:08 +08:00
Finley Xiao
89500b0691 clk: rockchip: link: Add gate link for rk3562 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I80165ca3ef844973349ad7560e8b3e7f51dad6fc
 2023-02-02 19:02:08 +08:00
Felix Zeng
c84d1a60a8 driver: rknpu: Update rknpu driver, version: 0.8.5 
* Fix rk3562 bw clear bug
* Fix failed submit errors in the case of multi-core multi-threading

Signed-off-by: Felix Zeng <felix.zeng@rock-chips.com>
Change-Id: Id5ae389bb78697d0ef7a8f3e476f1733422fe649
 2023-02-02 19:02:08 +08:00
Felix Zeng
00afdab272 driver: rknpu: Update rknpu driver, version: 0.8.3 
* Add support for rk3562

Signed-off-by: Felix Zeng <felix.zeng@rock-chips.com>
Change-Id: I0d1c7e74f3ed69f835e92d4a540a06fc3d218897
 2023-02-02 19:02:08 +08:00
David Wu
91eb711c9c ethernet: stmmac: dwmac-rk: Add gmac support for rk3562 
Add constants and callback functions for the dwmac on RK3562 soc.
As can be seen, the base structure is the same.

Signed-off-by: David Wu <david.wu@rock-chips.com>
Change-Id: I79a86c29bbbcd86b29cc6c59fd9f6d931fd556c6
 2023-02-02 19:02:08 +08:00
Simon Xue
d66101a3fe iio: adc: rockchip_saradc: add rk3562 
Change-Id: Id4d47ff54d194a4312487f4a07698d3cd6405112
Signed-off-by: Simon Xue <xxm@rock-chips.com>
 2023-02-02 19:02:08 +08:00
Chandler Chen
d76a85467f video: rockchip: mpp: link mode support for rk3562 
Signed-off-by: Chandler Chen <chandler.chen@rock-chips.com>
Change-Id: I8fe2d951554ed2f178c8509aabe166427ccaf096
 2023-02-02 19:02:08 +08:00
Chandler Chen
319dab507b video: rockchip: mpp: rkvenc2: match rk3562 encoder compatible 
Signed-off-by: Chandler Chen <chandler.chen@rock-chips.com>
Change-Id: I575b599d52825aa6d91cd562aed16d664efe765e
 2023-02-02 19:02:08 +08:00
Jon Lin
4f0c9ccc79 pcie: rockchip: dw: Support rk3562 
rk_pcie_of_data is the same with RK3528.

Change-Id: I161dfd939ff72e72a61588ff5ed953d2b600f48d
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
 2023-02-02 19:02:08 +08:00
Jon Lin
0cdb526c1f phy: rockchip-naneng-combo: Support rk3562 
Change-Id: I4da12613bb01c477f8fca9c38c516f5dab0851d9
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
 2023-02-02 19:02:08 +08:00
Frank Wang
63f30f7541 phy: rockchip: inno-usb2: add usb2 phy support for rk3562 
RK3652 has one USB2.0 PHY with two ports, the OTG port support OTG
and BC1.2, the SoC provide USB GRF and APB to access the registers.

This adds vbus detection function control and make the below tuning
to enhance the usb2-phy SQ for RK3562 SoC.
 - enable pre-emphasis during non-chirp phase
 - set HS eye height to 425mv
 - turn off differential receiver by default to save power

Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: William Wu <william.wu@rock-chips.com>
Change-Id: If93c3a072be4c532aa823cf3cd9f05fe9414f727
 2023-02-02 19:02:08 +08:00
Zhang Yubing
36c9d7fd8f drm/rockchip: lvds: add support rk3562 
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I95a42245599c2440b6405fcfd048e9b32b1636c9
 2023-02-02 19:02:08 +08:00
Sandy Huang
a2bb42f791 drm/rockchip: rgb: add support rk3562 
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: Iefbb7f45bbafcd5bbfb6840d0968c9b6aef6b709
 2023-02-02 19:02:08 +08:00
Sandy Huang
636cad1344 drm/rockchip: vop3: fix init value error for rk3562 vp1 
This two bit is reserved for hdr and it is enabled by default,
is less this commit, vp1 will display black screen always.

Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: I38862d187a1e26322c3e8930b615c4eb9d5f4ef8
 2023-02-02 19:02:08 +08:00
Sandy Huang
36e5e07f5c drm/rockchip: vop3: add support rk3562 
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: I3e7b430331640590591b7828672c756cee5fca92
 2023-02-02 19:02:07 +08:00
Guochun Huang
989ea6103a drm/rockchip: dsi: Add support for rk3562 
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
Change-Id: I7ab1d79d069be85bb34060dd4cfc60464b7ded55
 2023-02-02 19:02:07 +08:00
Shaohan Yao
dfdb9d1b2f thermal: rockchip: Support the rk3562 SoC in thermal driver 
There are one Temperature Sensor on rk3562, channel 0 is for chip.

Signed-off-by: Shaohan Yao <shaohan.yao@rock-chips.com>
Change-Id: Ided46b86470bb9cd506206bb4880ca024c0ec5cf
 2023-02-02 19:02:07 +08:00
Finley Xiao
86921d7d83 nvmem: rockchip-otp: Add support for rk3562 
This adds the necessary data for handling otp on the rk3562.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I5083f7881146b18532bcee170ef78274b31ee4be
 2023-02-02 19:02:07 +08:00
Jason Zhu
2b098cb6c8 arm64: dts: rockchip: rk3562-evb: Add spdif and pdm support 
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>
Change-Id: Ibff940d2007fe5c6316879fa38819d598e674325
 2023-02-02 19:02:07 +08:00
Damon Ding
21c141e2dc arm64: dts: rockchip: rk3562-evb: add sii902x bt1120/bt656 to hdmi board 
vp0->mipi dsi
vp1->bt1120/bt656->hdmi

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Change-Id: Id0c7be8a3532d116997219461fd7722e2aae740a
 2023-02-02 19:02:07 +08:00
Steven Liu
4663ac10bc arm64: dts: rockchip: Add RK3562 linux amp dts 
Signed-off-by: Steven Liu <steven.liu@rock-chips.com>
Change-Id: I896bb705fbabfe032879bd03d21964f220141e76
 2023-02-02 19:02:07 +08:00
Binyuan Lan
6125424e87 arm64: dts: rockchip: add rk3562-rk817-tablet-v10 board devicetree 
Change-Id: If251014d87c787978da5541b85e0121b89555296
Signed-off-by: Binyuan Lan <lby@rock-chips.com>
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
 2023-02-02 19:02:07 +08:00
Finley Xiao
ed8b64e07c arm64: dts: rockchip: Add RK3562 test1 and test2 board devicetree 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: David Wu <david.wu@rock-chips.com>
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Change-Id: I1884bb4385a739b212f924f9996fe250ca0e8ffd
 2023-02-02 19:02:07 +08:00
Zhang Yubing
1a5b510ed7 arm64: dts: rockchip: Add RK3562 EVB1 LP4X V10 LVDS Board 
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I08e08546dec92b62a15b4e4cd3434a00df72eb6f
 2023-02-02 19:02:07 +08:00
Finley Xiao
4aa12ffbf8 arm64: dts: rockchip: Add RK3562 iotest board devicetree 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Signed-off-by: Jake Wu <jake.wu@rock-chips.com>
Change-Id: I1de47c3fc46e1e95c9ad77efa2b697edffdd5c6d
 2023-02-02 19:02:07 +08:00
Finley Xiao
2df94e8259 arm64: dts: rockchip: Add RK3562 evaluation board devicetree 
evb1: LPDDR4/LPDDR4X + RK817 + ECM MIC
evb2: DDR4 + RK809 + RTC IC with external BAT + SPI Flash + MEMS MIC

The rk3562-evb1 and rk3562-evb2 force the maximum-speed of
usb dwc3 controller to high-speed, it needs the following
two properties to fix usb compatibility issues.

1. Set "snps,dis_u2_susphy_quirk" to disable dwc3 controller
   suspend phy automatically. And the usb phy driver can
   manage phy suspend/normal mode by itself.

2. Set "snps,usb2-lpm-disable" to disable usb2 lpm for dwc3
   xhci controller. It can fix some usb disks with lpm broken
   issue.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: Li Huang <putin.li@rock-chips.com>
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
Signed-off-by: Chandler Chen <chandler.chen@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: William Wu <william.wu@rock-chips.com>
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
Signed-off-by: Jake Wu <jake.wu@rock-chips.com>
Signed-off-by: Yu Qiaowei <cerf.yu@rock-chips.com>
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Binyuan Lan <lby@rock-chips.com>
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>
Signed-off-by: Alex Zhao <zzc@rock-chips.com>
Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Signed-off-by: David Wu <david.wu@rock-chips.com>
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Signed-off-by: Felix Zeng <felix.zeng@rock-chips.com>
Signed-off-by: Wangqiang Guo <kay.guo@rock-chips.com>
Change-Id: I066b6daa6d0f36ff0b28564f07f4d371c2796fd6
 2023-02-02 19:02:07 +08:00
Finley Xiao
8d580cfd19 arm64: dts: rockchip: add core dtsi for RK3562 Soc 
RK3562 is a Soc from Rockchip, which embedded with quad
ARM Cortex-A53.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: Steven Liu <steven.liu@rock-chips.com>
Signed-off-by: Yu Qiaowei <cerf.yu@rock-chips.com>
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>
Signed-off-by: Xuhui Lin <xuhui.lin@rock-chips.com>
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Signed-off-by: Li Huang <putin.li@rock-chips.com>
Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Signed-off-by: David Wu <david.wu@rock-chips.com>
Signed-off-by: Cai YiWei <cyw@rock-chips.com>
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Signed-off-by: Shaohan Yao <shaohan.yao@rock-chips.com>
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>
Signed-off-by: Chandler Chen <chandler.chen@rock-chips.com>
Signed-off-by: William Wu <william.wu@rock-chips.com>
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Signed-off-by: Simon Xue <xxm@rock-chips.com>
Signed-off-by: Lin Jinhan <troy.lin@rock-chips.com>
Signed-off-by: Felix Zeng <felix.zeng@rock-chips.com>
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com>
Signed-off-by: Jake Wu <jake.wu@rock-chips.com>
Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Signed-off-by: Huibin Hong <huibin.hong@rock-chips.com>
Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Liang Chen <cl@rock-chips.com>
Change-Id: I0d8d52eee06b7e962434510fbfb214c01d25ef36
 2023-02-02 18:54:49 +08:00
Finley Xiao
402eeba39b soc: rockchip: power-domain: add power domain support for rk3562 
This driver is modified to support RK3562 SoC.
Add support to ungate clk.
Add support to shut down memory for rk3562.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Ideeaf378b0548a9a32e05345f56a6d6bfb037a20
 2023-02-02 18:54:49 +08:00
Finley Xiao
13dc7de2e4 dt-bindings: add power-domain header for RK3562 SoC 
According to a description from TRM, add all the power domains.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: Ia188dad23c884521775f9e608203d1281b093a39
 2023-02-02 18:54:49 +08:00
Finley Xiao
a621b1189c clk: rockchip: Add clock controller for the RK3562 
Add the clock tree definition for the new RK3562 SoC.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: Tao Huang <huangtao@rock-chips.com>
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
Change-Id: Ia96ad61555537333a8ac54158360e1d23d971135
 2023-02-02 18:54:49 +08:00
Finley Xiao
14d8aa4a04 clk: rockchip: add dt-binding header for rk3562 
Add the dt-bindings header for the rk3562, that gets shared between
the clock controller and the clock references in the dts.
Add softreset ID for rk3562.

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Signed-off-by: Liang Chen <cl@rock-chips.com>
Change-Id: I25c4b2b8276f7d371ae861fdd24bd98fcf7c1629
 2023-02-02 18:54:49 +08:00
Steven Liu
1d9713df4e pinctrl: rockchip: add rk3562 support 
Signed-off-by: Steven Liu <steven.liu@rock-chips.com>
Change-Id: Ifaa8c80bf109ed6b710e4d1ccb3e2bf379bc0299
 2023-02-02 18:54:49 +08:00
Finley Xiao
bacbf200df arm64: configs: rockchip_defconfig: enable CPU_RK3562 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I374fb618f898c3bbe6ab9baadc1248fa10f371a1
 2023-02-02 18:54:49 +08:00
Finley Xiao
19566d9146 soc: rockchip: Adds CPU_RK3562 config 
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I6b2911bb567c794be5c1b77fbd4632006b08de7a
 2023-02-02 18:54:49 +08:00
Shawn Lin
9fbb9ccaf7 mmc: sdhci-of-dwcmshc: Sync code with upstream as possible 
To make backport and upstream work easier. After this patch,
we just need to focus some rk specific additional code.

Sync to upstream commit a0753ef66c ("mmc: sdhci-of-dwcmshc: Re-enable support for the BlueField-3 SoC").

Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Change-Id: Ie3b76ea2848ac3570bb9bc0be09c6f6a67685658
 2023-02-02 16:54:00 +08:00